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Abstract
A Study on the Performance Enhancement
of the Cascode FET Mixer Using
New Common-Source and -Drain Configuration
Young-Bae Park
Dept. of Radio Communication Engineering,
Graduate School, Korea Maritime University
Supervision : Prof. Young Yun
The wireless communication system has become highly developed of late due to
the emergence of various communication technologies, and it is becoming more
widely used due to the various information requirements of its users. It has the
advantages of mobility and accessibility due to easy information acquisition
anytime and anywhere. Thus, the characteristics of low power consumption and
high performance are required for the effective power management of the wireless
communication system. It depends on a battery for system operation, however,
whose efficiency and capacity for highly effective power management is still being
investigated. Therefore, as the wireless communication system has limited power,
it certainly requires effective RF circuits with low power consumption.
The goal of this study is to develop a wireless communication system circuit
with enhanced RF performance: the cascode FET mixer with new common-source
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and -drain circuit configuration.
For the high performance of a wireless communication system with low power
consumption, a well-designed RF circuit is certainly needed due to its large
influence on the performance of the whole wireless communication system. If the
mixer circuit is well designed, the whole wireless communication system will
exhibit high performance.
In this thesis, the enhanced-performance cascode FET mixer using new
common-source and -drain circuit configuration is proposed. When the cascode
FET mixer using new configuration was compared with the conventional one, it
was found that the former has the performance of higher conversion gain at a lower
input LO power, a very low noise figure, and very high LO-to-IF isolation. Thus,
the proposed cascode FET mixer with enhanced RF performance can improve the
performance of the wireless communication system, which can realize effective
power consumption because of the use of a local oscillator with lower output
power.
The cascode FET mixer using new configuration was designed in this study
based on the results of the simulation and measurement for the verification of the
enhanced RF performance. The results showed the mixer’s enhanced RF
performance compared with the conventional cascode FET mixer. The proposed
new common-source and -drain circuit configuration in the cascode FET mixer is
reported in this thesis for the first time.
The cascode FET mixer using new configuration showed effective operation by
means of the use of a local oscillator with lower output LO power. It also showed
higher conversion gain with only the lower input LO power, which does not need a
local oscillator with a large output power as it can be operated at lower input LO
power compared with the conventional one. This is the important characteristic for
the wireless communication system, which requires effective power consumption.
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The cascode FET mixer using new configuration showed very high LO-to-IF
isolation without a LO rejection filter compared with the conventional one. It
showed good LO-to-RF isolation. The cascode FET mixer using new configuration
also showed a very low noise figure compared with the conventional one. It uses
only a FET, which produces the effect to have very low noise figure due to the
thermal and shot noise by an active device. The cascode FET mixer using new
configuration showed low output IF power and low linearity for the output IF
power of the fundamental and third-order intermodulation frequencies, low than
those of the conventional one. It also showed the low output IF power spectrum for
the intermodulation distortion of the low-side and up-side bands, as opposed to the
conventional one. It showed that each reflection coefficients were about -30 dB for
the RF frequency of 2.6 GHz, the LO frequency of 2.5 GHz, and the IF frequency
of 100 MHz.
Through the aforementioned study results, it is exhibited in this thesis that the
proposed cascode FET mixer has enhanced RF performance by means of the new
common-source and -drain circuit configuration. It can thus achieve high RF
performance without an addition to any other circuit, for the enhancement of the
RF performance. Especially, the cascode FET mixer using new configuration
showed an indispensable circuit, which it must have to improve the efficiency of
the wireless communication system due to the mobility and limited power.
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새 운 공통 스 공통 드 조를 용한- -
캐스코드 믹 능 향상에 한 연FET
:
학 한 해양 학:
학 과 전 공 학 과:
지도 수 :
통신 시스 다양한 통신 술들에 해 근에 매우 전
고 사용 들 다양한 정보 에 에 하게 사용,
어지고 다 통신 시스 언제 어 나 쉽게 정보를 득하.
에 동 과 접근 점 가지고 다 라 낮 전 비.
능 특 들 통신 시스 적 전 리를 해
고 런 특 들 시스 동 해 전원 치에 존,
하지만 매우 과적 전원 리를 한 전원 치 과 용량,
아직도 계 연 고 는 다 그러므 통신 시스 제한.
전원 가지는 것과 같 낮 전 비를 가지는 적 주 수
들 드시 다.
연 목표는 새 운 공통 스 공통 드 조를 가지- -
는 캐스코드 믹 향상 능 가지는 통신 시스FET RF
를 개 하는 것 다.
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낮 전 비를 가지는 통신 시스 능 해 ,
계 는 전체 통신 시스 능에 큰 향 미치RF
에 드시 필 하다 믹 가 계 었다 전체 통신 시. ,
스 능 보여 것 다.
에 는 새 운 공통 스 공통 드 조를 용해- -
향상 능 캐스코드 믹 를 제안한다 새 운 조를 용한 캐FET .
스코드 믹 는 존 캐스코드 믹 비 해 낮FET FET
전 에 변 득 매우 낮 지수LO , LO
간 격리 특 가지는 것 었다 게 향상 능IF . RF
가지는 새 운 조를 한 캐스코드 믹 는 낮 전FET
가지는 진 사용하 에 적 전 비를 실 할 수
가 어 통신 시스 능 개 할 수가 다.
새 운 조를 용한 캐스코드 믹 는 향상 능 검FET RF
해 실험과 측정 결과들에 하여 연 가 계 어졌
런 결과들 존 캐스코드 믹 비 해 제안 믹, FET
향상 능 보여주었다 그리고 연 에 제안하는 새 운 공통RF . -
스 공통 드 조를 가지는 캐스코드 믹 는 처- FET
에 표 어지는 것 다.
새 운 조를 용한 캐스코드 믹 는 낮 전FET LO
가지는 진 사용에 하여 과적 동 보여주었다 또한. ,
제안 믹 는 존 캐스코드 믹 비 해 낮FET LO
전 에 동 할 수 에 큰 전 가지는 진 가 필 하
지 않 므 낮 전 만 가지고도 변 득 보여주었LO
다 것 과적 전 비를 하는 통신 시스 해.
한 특 다 새 운 조를 용한 캐스코드 믹 는 존 캐스. FET
코드 믹 비 해 제거 필 없 도 매우 간FET LO LO IF
격리 특 과 좋 간 격리 특 보여주었다 새 운 조를LO RF .
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용한 캐스코드 믹 는 또한 존 캐스코드 믹 비 해FET FET
매우 낮 지수를 보여주었 제안 믹 는 하나 능동 에,
한 열 과 산탄 에 매우 낮 지수 과를 만드는
하나 만 용한 것 다 새 운 조를 용한 캐스코드 믹FET . FET
는 낮 전 과 본 주 수 차 변조 주 수 전IF 3 IF
해 낮 보여주었고 존 캐스코드 믹, FET
능보다 낮게 나타났다 새 운 조를 용한 캐스코드 믹 는 또한. FET
하측 역과 상측 역 변조 곡에 해 낮 전IF
스 트럼 보여주었 존 캐스코드 믹 에 립 어지는 것, FET
보여주었다 새 운 조를 용한 캐스코드 믹 는 존 믹. FET
비 해 주 수 주 수2.6 GHz RF , 2.5 GHz LO 100 MHz
주 수에 해 보다 낮 사 계수 특 보여주었다IF -20 dB .
앞에 보여 연 결과들 통하여 제안 캐스코드 믹 가, FET
새 운 공통 스 공통 드 조 사용에 하여 향상- - RF
능 가지는 것 연 에 제시 었다 같 새 운 조를.
용한 캐스코드 믹 는 능 향상 해 어 다른FET RF
가 없 도 능 달 할 수가 다 특히 새 운 공통 스RF . , -
공통 드 조를 용한 캐스코드 믹 는 동 과 제한 전원- FET
에 통신 시스 개 하는 드시 필 한 것
또한 없어 는 안 는 라는 것 보여주었다, .
Chapter 1.
Introduction
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1.1 Background
The wireless communication system has become highly developed of late due to
the emergence of various communication technologies, and it is becoming more
widely used owing to the various information requirements of its users. It has the
advantages of mobility and accessibility due to easy information acquisition
anytime and anywhere. An efficient wireless communication system requires low
power consumption and high performance, but it is dependent on a battery for its
power, whose efficiency and capacity for highly effective power management is
still being investigated. Therefore, as the wireless communication system has
limited power, it certainly requires highly effective radio frequency (RF) circuits
with low power consumption.
The many circuits of a wireless communication system are integrated on one
chip, which is called monolithic microwave integrated circuit (MMIC) or radio
frequency integrated circuit (RFIC). For example, MMIC and RFIC are composed
of an antenna with the function of selecting the desired frequency signal, a
low-noise amplifier (LNA) for decreasing the noise in the received signal and for
amplifying only the desired signal, a mixer for converting the frequency based on
the signal of the LNA output and that of the local oscillator, and a gain amplifier
for amplifying the converted intermediate-frequency (IF) signal.
As shown above, a wireless communication system with RF circuits of low
power consumption has higher efficiency compared to the conventional wireless
communication system with high power consumption. Especially, the performance
of the mixer circuit in a wireless communication system, the transceiver that is used
for frequency mixing, differs according to the circuit design, due to its more
complicated operation compared to other circuits. It is a significant circuit as it
heavily influences the whole wireless communication system. Also, the mixer
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circuit for frequency mixing needs an LO circuit with higher power consumption
compared to other circuits. Thus, if the LO circuit has low power consumption, the
power consumption efficiency of the wireless communication system increases
As for the features of other mixer circuits, the resistive mixer circuit has the
advantage of lower power consumption compared to the active mixer, but it needs
an additional gain amplifier because it has very low conversion loss, lower than
that of the active mixer. The resistive mixer with an additional gain amplifier has
high power consumption because of its many active devices [1-4].
Therefore, the mixer circuit requires circuit development for the enhanced
performance and low power consumption of the wireless communication system.
For the design of the high-performance mixer and of the active device fabricated
through the semiconductor fabrication process, it was decided that a field effect
transistor (FET) and a bipolar-junction transistor (BJT) be fabricated on the
semiconductor substrate through the fabrication process of gallium arsenide (GaAs)
and silicon (Si). The mixer of high performance was achieved by the most active
device, but the commercial products showed no performance difference due to the
recently developed advanced semiconductor process technology. The selection of
the transistor is important for the design of a high-performance mixer because the
metal semiconductor field effect transistor (MESFET) and pseudomorphic high
electron mobility transistor (pHEMT) of FET devices are voltage-controlled
devices with a high-speed switching property, and the heterojunction bipolar
transistor (HBT) of BJT devices is a current-controlled device with a high current
transfer property. The FET devices are used by most mixer circuits due to their
high-speed switching property, higher than that of the BJT devices. Thus, it is a
widely used circuit for higher-frequency operation.
For a high-performance RF circuit, a well-designed circuit is certainly needed
because it heavily influences the performance of the wireless communication
- 4 -
system. Especially, if the mixer circuit is well designed, the whole wireless
communication system is expected to exhibit high performance and power
efficiency [5-8].
The goal of this study is to propose an enhanced-performance cascode FET
mixer that uses a new common-source and -drain circuit configuration for the
enhanced RF performance of a wireless communication system. It has higher
conversion gain, a very low noise figure, and very high LO-to-IF isolation without
the use of an LO rejection filter for LO signal leakage compared with the
conventional mixer. The cascode FET mixer using new configuration has higher
conversion gain with only a lower LO power, as opposed to the conventional
mixer, which needs high power. There is no need to have a local oscillator circuit
with high power consumption; it is possible to realize high power efficiency of the
whole wireless communication system because of the use of a local oscillator
circuit with low power consumption. The cascode FET mixer using new
configuration also has a very low noise figure compared with the conventional
mixer because of the thermal and shot noise by only a FET, as opposed to the
conventional mixer, which has a high noise figure because of the thermal and shot
noise by two FET. The cascode FET mixer using new configuration has very high
LO-to-IF isolation compared with the conventional mixer, without the use of a LO
rejection filter. The conventional mixer, however, certainly needs a LO rejection
filter due to the leakage of the LO signal with very high power at the IF port.
As for the disadvantages of the cascode FET mixer that uses a new
common-source and -drain circuit configuration, the cascode FET mixer using new
configuration has low linearity because it uses only the gm of FET 1, as opposed to
the conventional mixer, which uses the gm of FET 1 and 2. The conventional mixer
is known to have high linearity, which is a good RF frequency response due to the
common-source and -gate configuration. The cascode FET mixer using new
- 5 -
configuration, however, has the advantages of higher conversion gain, a very low
noise figure, and very high LO-to-IF isolation without an LO rejection filter, as
opposed to the conventional mixer.
In this thesis, an enhanced-performance cascode FET mixer was fabricated
using a new common-source and -drain circuit configuration, due to its various
advantages compared with the conventional mixer. It showed enhanced RF
performance under the same conditions by means of circuit design. It is an
indispensable circuit for the wireless communication system, which requires low
power consumption for high RF performance in the low-power LO signal
compared with the conventional one. Further, it can improve the whole
performance of the wireless communication system, and can realize effective
power consumption.
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1.2 Method of study
In this study, the RF performance of the cascode FET mixer that uses a new
common-source and -drain circuit configuration was verified and compared with
that of the conventional cascode FET mixer, which uses a common-source and
-gate circuit configuration.
The RF characteristics were estimated by design, simulation, and measurement
under the same conditions, which were the use of an active device using pHEMT
and the DC bias condition for Vdd and Vgs.
The following were observed in the proposed mixer: the RF performance,
conversion gain by an LO signal with power variation, LO-to-RF isolation by an
LO signal with power variation, LO-to-IF isolation due to an LO signal with power
variation, the P1dB of the RF signal with power variation, the input third-order
intercept point (IIP3), the output third-order intercept point (OIP3) of an RF signal
with power variation and with two-tone frequency, the noise figure of an LO signal
with power variation, and the reflection coefficient of each port by the overall
operation frequency, for the verification of the performance of the proposed mixer.
The study method included investigation and comparison of the RF chara-
cteristics of the proposed cascode FET mixer and the conventional mixer.
Accordingly, the proposed cascode FET mixer that uses a new common-source and
-drain circuit configuration is expected to exhibit higher RF performance compared
to the conventional one.
Chapter 2.
Fundamental Concepts and Definition
of Mixer
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2.1. Definition of linearity and nonlinearity
All electronic circuits are nonlinear, which is a fundamental truth of electronic
engineering. The linear assumption that underlies most modern circuit theory is in
practice only an approximation. Some circuits, such as small-signal amplifiers, are
only very weakly nonlinear, however, and are used in systems as if they were
linear. In these circuits, nonlinearities are responsible for phenomena that degrade
system performance and must be minimized. Other circuits, such as frequency
multipliers, exploit the nonlinearities in their circuit elements; these circuits would
not be possible if nonlinearities did not exist. In these, it is often desirable to
maximize the effect of the nonlinearities, and even to minimize the effects of
annoying linear phenomena. The problem of analyzing and designing such circuits
is usually more complicated than for linear circuits.
The nonlinearities of solid-state devices are well known, but it is not generally
recognized that even passive components such as resistors, capacitors, and
inductors, which are expected to be linear under virtually all conditions, are
nonlinear in the extremes of their operating ranges. When large voltages or currents
are applied to resistors, for example, heating changes their resistances. Capacitors,
especially those made of semiconductor materials, exhibit nonlinearity, and the
nonlinearity of iron- or ferrite-core inductors and transformers is legendary. Even
RF connectors have been found to generate intermodulation distortion at high
power levels; the distortion is caused by the nonlinear resistance of the contacts
between dissimilar metals in their construction. Thus, the linear circuit concept is
an idealization, and a full understanding of electronic circuits, interference, and
other aspects of electromagnetic compatibility requires an understanding of
nonlinearities and their effects.
Linear circuits are defined as those for which the superposition principle holds.
- 9 -
Specifically, if excitations x1 and x2 are applied separately to a circuit having
responses y1 and y2, respectively, the response to the excitation ax1 + bx2 is ay1 +
by2, where a and b are arbitrary constants, which may be real or complex,
time-invariant or time-varying. This criterion can be applied to either circuits or
systems. This definition implies that the response of a linear, time-invariant circuit
or system includes only those frequencies present in the excitation waveforms.
Thus, linear, time-invariant circuits do not generate new frequencies.
(Time-varying circuits generate the mixing products between the excitation
frequencies and the frequency components of the time waveform.) As nonlinear
circuits usually generate a remarkably large number of new frequency components,
this criterion provides an important dividing line between linear and nonlinear
circuits.
Nonlinear circuits are often characterized as either strongly nonlinear or weakly
nonlinear. Although these terms have no precise definitions, a good working
distinction is that a weakly nonlinear circuit can be described with adequate
accuracy by a Taylor series expansion of its nonlinear current/voltage (I/V),
charge/voltage (Q/V), or flux/current (Φ/I) characteristic around some bias current
or voltage. This definition implies that the characteristic is continuous, has
continuous derivatives, and, for most practical purposes, does not require more than
a few terms in its Taylor series. (The excitation level, which affects the number of
terms required, also must not be too high.) Additionally, we usually assume that the
nonlinearities and RF drive are weak enough that the DC operating point is not
perturbed. Virtually all transistors and passive components satisfy this definition if
the excitation voltages are well within the component s normal operating ranges;ʼ
that is, well below saturation. Examples of components that do not satisfy this
definition are strongly driven transistors and Schottky-barrier diodes, because of
their exponential I/V characteristics; digital logic gates, which have input/output
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transfer characteristics that vary abruptly with input voltage, and step-recovery
diodes, which have very strongly nonlinear capacitance/voltage characteristics
under forward bias. If a circuit is weakly nonlinear, relatively straightforward
techniques, such as power-series or Volterra-series analysis, can be used. Strongly
nonlinear circuits are those that do not fit the definition of weak nonlinearity; they
must be analyzed by harmonic balance or time-domain methods. These circuits are
not too difficult to handle if they include only single-frequency excitation or
comprise only lumped elements. The most difficult case to analyze is a strongly
nonlinear circuit that includes a mix of lumped and distributed components,
arbitrary impedances, and multiple excitations.
Another useful concept is quasilinearity. A quasilinear circuit is one that can be
treated for most purposes as a linear circuit, although it may include weak
nonlinearities. The nonlinearities are weak enough that their effect on the linear
part of the circuit’s response is negligible. This does not mean that the
nonlinearities themselves are negligible; they may still cause other kinds of trouble.
A small-signal transistor amplifier is an example of a quasilinear circuit, as is a
varactor-tuned filter.
Two final concepts we will employ from time to time are those of two-terminal
nonlinearities and transfer nonlinearities. A two-terminal nonlin- earity is a simple
nonlinear resistor, capacitor, or inductor; its value is a function of one independent
variable, the voltage or current at its terminals, called a control voltage or control
current. A transfer nonlinearity is a nonlinear controlled source; the control voltage
or current is somewhere in the circuit other than at the elements terminals. It is
possible for a circuit element to have more than one control, one of which is
usually the terminal voltage or current. Thus, many nonlinear element s must beʼ
treated as combinations of transfer and two-terminal nonlinearities. An example of
a transfer nonlinearity is the nonlinear controlled current source in the equivalent
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circuit of a FET, where the drain current is a function of the gate voltage. Real
circuits and circuit elements often include both types of nonlinearities. In example,
the complete FET equivalent circuit included nonlinear capacitors with multiple
control voltages, transconductance, and drain-to-source resistance.
(a)
(b)
Figure 2.1 (a) Two-terminal nonlinearity, (b) Transfer nonlinearity.
The need to distinguish between the two types of nonlinearities can be
illustrated by an example. Figure 2.1 (a) is considered a nonlinear resistor, and Fig.
2.1 (b) is a nonlinear but otherwise ideal transconductance amplifier. Both are
excited by a voltage source having some internal impedance Rs. The amplifier sʼ
output current is a function of the excitation voltage and the nonlinear transfer
function; the current can be found simply by substituting the voltage waveform into
the transfer function. In the two-terminal nonlinearity, however, the excitation
voltage generates current components in the nonlinear resistor at new frequencies.
These components circulate in the rest of the circuit, generating voltages at those
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new frequencies across Rs and therefore across the nonlinear resistor. These new
voltage components generate new current components, and current and voltage
components at all possible frequencies are generated.
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2.2. Definition of frequency generation
The traditional way of showing how new frequencies are generated in nonlinear
circuits is to describe the component sʼ I/V characteristic by a power series, and to
assume that the excitation voltage has multiple frequency components.
Figure 2.2 shows a circuit with excitation Vs and a resulting current I. The
circuit consists of a two-terminal nonlinearity, but because there is no source
impedance, V = Vs, and the current can be found by substituting the source voltage
waveform into the power series.
Figure 2.2 Two-terminal nonlinear resistor excited directly by a voltage source.
Mathematically, the situation is the same as that of the transfer nonlinearity of Fig.
2.1 (b). The current is given by the expression
I
(2.1)
where a, b, and c are constant, real coefficients. We assume that Vs is a two-tone
excitation of the form
V
(2.2)
Substituting (2.1) into (2.2) gives, for the first term,
i
(2.3)
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After doing the same with the second term, the quadratic, and applying the
well-known trigonometric identities for squares and products of cosines, we obtain
(2.4)
and the third term, the cubic, gives
(2.5)
The total current in the nonlinear element is the sum of the current components
in (2.3) through (2.5). This is the short-circuit current in the element; it consists of a
remarkable number of new frequency components, each successive term in (2.1)
generating more new frequencies than the previous one; if a fourth- or fifth-order
nonlinearity were included, the number of new frequencies in the current would be
even greater. However, in this case, there are only two frequency components of
voltage, at ω1 and ω2, because the voltage source is in parallel with the
nonlinearity. If there were a resistor between the voltage source and the
nonlinearity, even more voltage components would be generated via the currents in
that resistor, those new voltage components would generate new current
components, and the number of frequency components would be, theoretically,
infinite. In order to have a tractable analysis, it then would be necessary to ignore
all frequency components beyond some point; the number of components retained
would depend upon the strength of the nonlinearity, the magnitude of the excitation
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voltage, and the desired accuracy of the result.
The generated frequencies shows that all occur at a linear combination of the
two excitation frequencies; that is, at the frequencies
w
(2.6)
where m, n = ..., 3, 2, 1, 0, 1, 2, 3, ... . The term– – – ωm,n is called a mixing
frequency, and the current component at that frequency (or voltage component, if
there were one) is called a mixing product. The sum of the absolute values of m and
n is called the order of the mixing product. For the m, n to be distinct, ω1 and ω2
must be noncommensurate; that is, they are not both harmonics of some single
fundamental frequency. We will usually assume that the frequencies are
noncommensurate when two or more arbitrary excitation frequencies exist.
An examination of (2.3) through (2.5) shows that a kth-degree term in the power
series (2.1) produces new mixing frequencies of order k or below; those mixing
frequencies are kth-order combinations of the frequencies of the voltage
components at the element’s terminals. This does not, however, mean that m + n <
k in every nonlinear circuit. In the above example, the terminal voltage components
were the excitation voltages, so only two frequencies existed. However, if the
circuit of Fig. 2.1 included a resistor in series with the nonlinear element, the total
terminal voltage would have included not only the excitation frequencies, but
higher-order mixing products as well. The nonlinear element then would have
generated all possible kth-order combinations of those mixing products and the
excitation frequencies. Thus, in general, a nonlinear element can generate mixing
frequencies involving all possible harmonics of the excitation frequencies, even
those where m + n is greater than the highest power in the power series. It does this
by generating kth-order mixing products between all the frequency components of
its terminal voltage.
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Another conclusion one may draw from (2.3) through (2.5) is that the
odd-degree terms in the power series generate only odd-order mixing products, and
the even-degree terms generate even-order products. This property can be exploited
by balanced structures. Balanced circuits combine nonlinear elements in such a
way that either the even- or odd-degree terms in their power series are eliminated,
so only even- or odd-order mixing frequencies are generated. These circuits are
very useful in rejecting unwanted even- or odd-order mixing frequencies.
The generation of apparently low-order mixing products from the high-degree
terms in (2.1) is worth some examination, the terms at ω1 and ω2 in (2.5) exemplify
this phenomenon. The existence of these terms implies that the fundamental
current, for example, is not solely a function of the excitation voltage and the linear
term in (2.1), it is dependent on all the odd-degree nonlinearities. Consequently, as
Vs is increased, the cubic term becomes progressively more significant, and the
fundamental-frequency current components either rise more rapidly or level off,
depending on the sign of the coefficient c. A closer inspection of these terms shows
that they can be considered to have arisen from the kth-degree term as kth-order
mixing products; for example, the ω1 terms in (2.5) arise as the third-order
combinations
w
(2.7)
The presence of the negative frequencies might be more convincing if the cosine
functions were expressed in their exponential form, cos( tω ) = ( exp(j tω ) + exp(-j tω )
) / 2. Thus, when dealing with nonlinear circuits, one must always use a system of
analysis that does not exclude the presence of negative frequencies.
In summary, the I/V characteristic of a nonlinear circuit or circuit element often
can be characterized by a power series. The kth-degree term in the series generates
kth-order mixing products of the frequencies in its control voltage or current. Some
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of these may coincide with lower-order frequencies. Mixing products may also
coincide with higher-order frequencies; these are generated as kth-order mixing
products between other mixing products. Thus, in general a nonlinear circuit
having both even- and odd-degree nonlinearities in its power series generates all
possible mixing frequencies, regardless of the maximum degree of its
nonlinearities.
A special case of the nonlinear circuit having two-tone excitation occurs where
one tone is relatively large, and the other is vanishingly small. This situation is
encountered in microwave mixers, where the large tone is the LO, and the small
one is the RF excitation. Because the RF excitation is very small, its harmonics are
negligibly small, and we can assume that only its fundamental-frequency
component exists. The resulting frequencies are
w
(2.8)
which can also be expressed by our preferred notation,
w
(2.9)
where n = ..., 3, 2, 1, 0, 1, 2, 3, ... and– – – ω0 = |ωRF – ωLO| is the mixing frequency
closest to DC; in a mixer, ω0 is often the IF, the output frequency. In (2.8) and (2.9)
the mixing frequencies are above and below each LO harmonic, separated by ω0.
If the total small-signal voltage v(t) is much smaller than the LO voltage VL(t),
the circuit can be assumed to be linear in the RF voltage. The total large-signal and
small-signal current I(t) in the nonlinearity of (2.1) is given by
I
(2.10)
Separating the small-signal part of (2.10), and assuming that v2(t) << v(t), we find
the small-signal current i(t) to be
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i
(2.11)
This is a linear function of v, even though many of the current components in
(2.11) are at frequencies other than the RF. Thus, a microwave mixer, which has an
input at RF and output at, for example, ω0, is a quasilinear component in terms of
its input/output characteristics under small-signal excitation.
- 19 -
2.3 Nonlinear phenomena
2.3.1 Harmonic generation
One obvious property of a nonlinear system is its generation of harmonics of the
excitation frequency or frequencies. These are evident as the terms in (2.3) through
(2.5) at mω1, mω2. The mth harmonic of an excitation frequency is an mth-order
mixing frequency. In narrow-band systems, harmonics are not a serious problem
because they are far removed in frequency from the signals of interest and
inevitably are rejected by filters. In others, such as transmitters, harmonics may
interfere with other communications systems and must be reduced by filters or
other means.
2.3.2 Intermodulation distortion
All the mixing frequencies in (2.3) through (2.5) that arise as linear
combinations of two or more tones are often called intermodulation products. The
IM products generated in an amplifier or communications receiver often present a
serious problem, because they represent spurious signals that interfere with, and
can be mistaken for, desired signals. The IM products are generally much weaker
than the signals that generate them; however, a situation often arises wherein two
or more very strong signals, which may be outside the receiver’s passband,
generate an IM product that is within the receiver’s passband and obscures a weak,
desired signal. Even-order IM products usually occur at frequencies well above or
below the signals that generate them, and consequently are often of little concern.
The IM products of greatest concern are usually the third-order ones that occur
at 2ω1 – ω2 and 2ω2 – ω1, because they are the strongest of all odd-order products,
are close to the signals that generate them, and often cannot be rejected by filters.
Intermodulation is a major concern in microwave systems.
- 20 -
2.3.3 Saturation and desensitization
The excitation-frequency current component in the nonlinear circuit examined
in Section 2.2 was a function of power series terms other than the linear one; recall
that (2.5) included components at ω1 and ω2 that varied as the cube of signal level.
Such components are responsible for gain reduction and desensitization in the
presence of strong signals.
In order to describe saturation, we refer to (2.1) to (2.5). From (2.3) and (2.5),
and with V2 = 0, we find the current component at ω1, designated i1(t), to be
(2.12)
If the coefficient c of the cubic term is negative, the response current saturates;
that is, it does not increase at a rate proportional to the increase in excitation
voltage. Saturation occurs in all circuits because the available output power is
finite. If a circuit such as an amplifier is excited by a large and a small signal, and
the large signal drives the circuit into saturation, gain is decreased for the weak
signal as well. Saturation therefore causes a decrease in system sensitivity, called
desensitization.
2.3.4 Cross modulation
Cross modulation is the transfer of modulation from one signal to another in a
nonlinear circuit. To understand cross modulation, imagine that the excitation of
the circuit in Fig. 1.1 is
V
(2.13)
where m(t) is a modulating waveform; |m(t)| < 1. Equation (2.13) describes a
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combination of an unmodulated carrier and an amplitude-modulated signal.
Substituting (2.13) into (2.1) gives an expression similar to (2.5) for the
third-degree term, where the frequency component in ic(t) at ω1 is
(2.14)
where a distorted version of the modulation of the ω2 signal has been transferred to
the ω1 carrier. This transfer occurs simply because the two signals are
simultaneously present in the same circuit, and its seriousness depends most
strongly upon the magnitude of the coefficient c and the strength of the interfering
signal ω2. Cross modulation is often encountered on an automobile AM radio when
one drives past the transmission antennas of a radio station; the modulation of that
station momentarily appears to come in on top of every other received signal.
2.3.5 AM-to-PM conversion
AM-to-PM conversion is a phenomenon wherein changes in the amplitude of a
signal applied to a nonlinear circuit cause a phase shift. This form of distortion can
have serious consequences if it occurs in a system in which the signal’s phase is
important; for example, phase- or frequency-modulated communication systems.
The response current at ω1 in the nonlinear circuit element is, from (2.3) and (2.5),
(2.15)
where i1(t) is the sum of first- and third-order current components at ω1. Suppose,
however, these components were not in phase. This possibility is not predicted by
(2.1) through (2.5) because these equations describe a memoryless nonlinearity. In
a circuit having reactive nonlinearities, however, it is possible for a phase
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difference to exist. The response is then the vector sum of two phasors,
(2.16)
where θ is the phase difference. Even if θ remains constant with amplitude, the
phase of I1 changes with variations in V1. It is clear from comparing (1.16) to (1.12)
that AM-to-PM conversion is most serious as the circuit is driven into saturation.
2.3.6 Spurious responses
In mixer, with an RF input at ωRF and an LO at ωLO, has currents at the
frequencies given by (2.8) or (2.9). It is easy to see that, if the RF is applied at any
of those mixing frequencies, currents at all the rest are generated as well. Thus the
mixer has some response at a large number of frequencies, not just the one at which
it is designed to work. In fact, if the applied signal is very strong, its harmonics are
generated and the mixer has spurious responses at any frequency that satisfies the
relation
w
(2.17)
where m and n can both be either positive or negative integers. Comparing (2.17) to
(2.6) shows that spurious responses are a form of two-tone intermodulation wherein
one of the tones is the LO. In microwave technology the concept of spurious
responses is used only in reference to mixers.
2.3.7 Adjacent channel interference
In many communications systems, especially those used for cellular telephones
and other forms of telecommunications, modulated signals are squeezed into
narrow, contiguous channels. Nonlinear distortion can generate energy that falls
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outside the intended channel. This is called adjacent-channel interference, spectral
regrowth, or sometimes co-channel interference.
Adjacent-channel interference is fundamentally odd-order intermodulation
distortion, and, like most odd-order IM, it is dominated by third-order effects,
although higher-order nonlinearities may also contribute. The phenomenon is easy
to understand. The third-order system shows that the output is simply the sum of all
possible third-order intermodulation products involving any three-fold combination
of excitation frequency components. Like simple third-order intermodulation
involving two excitation tones, many of these components fall close to the original
excitation spectrum. These components cause adjacent-channel interference. Many
components can also fall within the excitation channel as well, distorting the
modulated signal.
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2.4 Definition of power and gain
Although it is customary to speak loosely of gain and power in microwave
circuits, these quantities can be defined in several different ways. The different
definitions of gain are related to the concepts of available and dissipated power.
These concepts are important in both linear and nonlinear circuits, although they
are particularly important in nonlinear circuits, where a waveform may have
components at many frequencies that may or may not be harmonically related.
Figure 2.3 Circuit having a matched source and load.
Available or transferable power is the maximum power that can be obtained
from a source. The concept of available power is illustrated in Fig. 2.3, in which a
sinusoidal voltage source having a peak value Vs has an internal impedance of R1 +
jX1 (unless we state otherwise, all frequency-domain voltages and currents in this
Section are phasor quantities; thus, their magnitudes are equal to peak sinusoidal
quantities, not RMS).
The maximum power is obtained from this source if the load impedance equals
the conjugate of the source impedance, ZL = Zs
* = R1 – jX1. Under these conditions,
(2.18)
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where I is the peak value of the current, i(t). The power dissipated in the load, Pd, is
(2.19)
which is the maximum available from the source, Pav.
Figure 2.4 Circuit having an unmatched source and load.
Dissipated, or transferred power is the power dissipated in a load that may or
may not be matched to the source. In Fig. 2.4, the load is not conjugate-matched to
the source, so the dissipated power is somewhat less than that given in (2.19). In
this case,
(2.20)
and the power dissipated in the load is
(2.21)
In a nonlinear circuit the voltage source may contain many frequency
components, and the source or load impedance may not be the same at each
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frequency. An example of this situation is the output circuit of a diode frequency
multiplier. The multiplier generates many harmonics, all but one of which is
undesired, so it has an output filter that allows only the desired harmonic to reach
the output port. Thus, the impedance presented to the diode at the desired output
frequency is the load impedance, but at all other harmonics it is the out-of-band
impedance of the filter. The current in the loop is a function of frequency, as shown
in Fig. 2.5.
Figure 2.5 Unmatched circuit having a nonsinusoidal voltage-source excitation.
Because the load and source are linear, each frequency component can be
treated separately without concern for the others. Then the available and transferred
power are
(2.22)
(2.23)
An equivalent representation uses a current source and admittances as shown in
Fig. 2.6. Similarly, the available and dissipated powers are found to be
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(2.24)
(2.25)
Figure 2.6 Unmatched circuit having a nonsinusoidal current-source excitation.
Figure 2.7 Model of a voltage source and load, where the excitation has a number
of discrete frequency components.
Figure 2.7 shows a model often used when a voltage (or current) source has
many discrete frequency components. The load impedance at each frequency is
represented by an impedance in series with a filter. The filters F1, F2, ..., FN are
ideal series-resonant circuits; that is, they are short circuits at their resonant
frequencies and open circuits at all other frequencies. Thus, the current component
at only one frequency circulates in each branch. One of these branches is the output
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circuit; the rest may be arbitrary impedances that represent the combined effects of
out-of-band filter or matching circuit terminations, package or other circuit
parasitics, or in some cases resonances (called idlers) that are purposely introduced
to optimize performance. The terminations at intermediate frequencies may have a
strong effect upon the circuit’s performance, so the design of the output network
may have to account for those terminations as well as the one at the output
frequency.
The gain of a two-port network can be defined in terms of available and
dissipated powers. The two most important gain definitions are transducer gain and
maximum available gain. This is precisely the definition of transducer gain. Thus,
(2.26)
where Gt is the transducer gain.
Transducer gain is a very useful concept because, in microwave systems, it is
most important to know how much more or less power a circuit delivers to a
standard load (e.g., a 50 coaxial termination), compared to the power that couldΩ
have been obtained from the source alone. This is precisely what transducer gain
tells us. Furthermore, transducer gain is almost always a defined quantity, because
it requires only that the source and output powers be finite, and real sources always
have finite available power. Thus, the concept is handy in nonlinear circuits where,
as our earlier discussion of large-signal S parameters illustrated, it is often
impossible to define input and output impedances or reflection coefficients.
Other gain definitions are often useless because they do not tell the engineer
what he wants to know, or occasionally result in meaningless or undefined
quantities. One such concept is power gain, Gp, defined as power delivered to the
load divided by power delivered to the two-port’s input; thus,
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(2.27)
We find that the power gain of a low-frequency MESFET amplifier, for
example, is meaninglessly high: the FET’s output power is modest, but its input
impedance is highly reactive, so the input power is close to zero. This result tells
nothing about the way the amplifier works in a system. The concept of power gain
can give even more bizarre results when applied to other circuits, such as a
negative-resistance amplifier without a circulator. The input power of a
negative-resistance device is difficult to define, but one could justifiably say that it
is negative and equal to the output power. Thus, the power gain of a
negative-resistance amplifier is always -1. Even with these strange results,
however, the concept of power gain has some limited usefulness; one of these uses
the design of linear amplifiers that have prescribed values of transducer gain.
Available gain, Ga, is defined as the power available from the output divided by
the power available from the source; thus,
(2.28)
Available gain is intrinsically not a very useful concept (although it will costar
with power gain), but its maximum value, called the maximum available gain,
which occurs when the input of the two-port is conjugate-matched to the source, is
very useful. The maximum available gain is, therefore, the highest possible value
of the transducer gain, which occurs when both the input and output ports are
conjugate-matched. Maximum available gain is defined only if the two-port is
unconditionally stable; that is, if the input and output impedances always have
positive real parts when any passive load is connected to the opposite port.
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2.5 Stability
The fundamental definition of a stable electrical network is that its response is
bounded when the excitation is bounded. In the case of a linear two-port having a
sinusoidal steady-state excitation, this definition leads to a stability criterion: the
network’s poles must all be in the left half of the complex plane. A stable linear
network can be made unstable through an unfortunate choice of source or load
impedance; much of the “stability theory” of microwave circuits deals with this
possibility, rather than the inherent stability of the circuit itself.
The situation is more complicated in the case of nonlinear circuits. Because the
kinds of interactions that can occur in nonlinear circuits are more complex than in
linear ones, such circuits often exhibit transient and steady-state phenomena other
than sinusoidal oscillation, which, although bounded, are loosely classed as
instability. These include parasitic oscillations; spurious outputs that occur only
under large-signal excitation; “snap” phenomena, in which the output level or bias
conditions change abruptly as input level is varied; chaotic behavior; and the
exacerbation of normal noise levels. These may depend on initial conditions; some
initial conditions may result in a stable response, others not, so it is strictly correct
to speak only of a stable solution, not a stable circuit. Of course, plain,
old-fashioned oscillation is also a possibility. Consequently, it is extremely difficult
to devise a meaningful and practical stability criterion for nonlinear circuits.
Even without the academic advantage of a stability criterion, it is usually
possible, with care, to design nonlinear or quasilinear circuits that are
well-behaved. For example, if a harmonic-balance analysis of a proposed circuit
design converges without incident to a solution, one can be confident that it is, by
all practical definitions of the term, stable. (It is also stable in theory, because
harmonic-balance analysis is a process of perturbing the voltages across the
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nonlinear elements. If these perturbations do not cause larger perturbations, the
circuit must be locally stable. The idea that a circuit is stable if such perturbations
do not cause greater perturbations is equivalent to the concept of stability defined
earlier.) The converse may not be true, however, because the failure of an iterative
technique such as harmonic balance to converge may be caused by numerical
problems, not by inherent instability.
In oscillators, we have yet another concept of stability. At start-up, an oscillator
is an unstable, linear circuit; it must have poles in the right half plane. However,
once the oscillation is established, it must be stable, in the sense that it remains in a
steady state and returns to that steady state after any small perturbation. This is a
loose description of a concept known as Liapunov stability.
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2.6 Performance concept of mixer
2.6.1 Conversion gain and loss
As shown in Fig. 2.8, a mixer is a three-port device, which in addition to the
input RF signal port and output IF signal port, uses a third LO port to drive the
mixer. This driving action, sometimes called switching or modulation because of
its impact on the mixer device, is highly nonlinear and causes either the device
conductance or transconductance to switch between two states, one with a low
transconductance and the other with a high transconductance.
Figure 2.8 The frequency generation of mixer model.
The almost all mixers use either a time-variant conductance or a time-variant
transconductance nonlinearity to achieve frequency translation. In part, we will use
the variable g(t) to represent this time-variant nonlinearity.
The switching between the two states occurs at the local oscillator frequency fLO,
so the (trans)conductance waveform will contain at least a fundamental component,
and possibly higher harmonics as well. If the local oscillator signal is strong
enough to cause the device to become nonlinear, then we may write
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g
(2.29)
where ωLO = 2 fπ LO. For instance, if the device is switched between an on and a
perfect off state, the (trans)conductance waveform is square, with minimum value
zero and maximum value corresponding to the on-conductance gON. In that case,
(2.29) would become
(2.30)
The mixer is in the baluns or combiners that simultaneously impress the
strong LO switching waveform across the mixer added to the much smaller RF
input signal, νRF cos(ωㆍ RFt), where ωRF = 2 fπ RF. The term balun is generally used
for the three- or four-port device that is configured to linearly sum the incident
voltages at the two balun input ports (the LO and RF), rather than for achieving
single-ended to differential conversion as is commonly the case in other types of
circuits. Of course, the same circuit can often be used for either function.
The effective voltage applied across the time-varying conductance is then the
input signal voltage. For although the mixer model in Fig. 2.8 shows three ports,
diodes have only two terminals and transistors three, so some means of feeding the
device with two signals and for extracting the third needs to be created. If this can
be done, then the output current of interest is simply
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(2.31)
The RF signal has been translated in frequency, and its phase and amplitude are
preserved in the Fourier components of the output current waveform. In theory, the
LO carrier has been suppressed at the output. However, the expression implies that
we must carefully consider the harmonic embedding impedances of the diode in
order to preserve the conductance relationship and to select the desired output
components. For a down-converter, we are generally interested in the IF
component at radian frequency ωLO – ωRF, the difference between the local
oscillator and the RF component. For an upconverter, it is the IF component at
frequency ωLO + ωRF that is of interest. The amplitude of the desired IF current
component is then (g1 / 2) νㆍ RF, which is linearly related to the input RF signal
strength.
As a rule, we should consider at the very least the IF, RF, and LO matching
impedances of the device. Often, the higher harmonic current components will be
short-circuited by the parasitic impedances of the device itself, although not
always. As long as (2.29) is not corrupted by doing so, short-circuit matching
impedances at unwanted frequencies are generally preferred because they will
prevent any unwanted distortion voltages that could arise from remixing within the
device, and result in better intermodulation performance. In (2.29), the incremental
conductance g is defined as I∂ / V∂ or I∂ O / V∂ IN in the case of transconductance.
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Now in the simple case of a square-law device, the total input current to the device
I is expressed as a second-order power series of the total voltage V across it,
I
(2.32)
so that
g
(2.33)
If we let V(t) = VLO cos(ωㆍ LO)t, then comparing (2.29) and (2.33) gives in this
case g0 = G1 and g1 = 2G2 Vㆍ LO. Thus, in this simplest case. The desired IF
component (g1/2) νㆍ RF depends on the second-order nonlinearity G2 in the transfer
characteristic of the device. This makes modeling of mixers more difficult than
amplifiers, where the fundamental output depends instead principally on G1, the
linear transconductance term. The desired IF component of current is linearly
related to the input signal vRF.
In higher-order devices, differentiation of the equivalent of (2.32) produces
terms in (n+1) Gㆍ n+1 V(t)ㆍ
n, which upon expansion of the LO voltage term VnLOㆍ
cosn(ωLOt) into its harmonic components will produce additional components V
k
LO
cosㆍ (kωLOt), k = 0, 1, that will change the values of… g0, g1, and so on, and
introduce additional dependency on the LO signal level. However, the principle of
(2.31) still stands, so that sum and difference frequencies will flow in the mixer
current and the difference frequency component will still be linearly related to the
input RF voltage.
We have overlooked one assumption that is not quite negligible, and that is that
the RF voltage itself is part of the total applied voltage in (2.32). Although
generally negligible compared to the much larger LO voltage, it will, in fact, be
impressed across the device and as a result, g(t) in (2.33), and the coefficients g0,
g1, and so on will also have a weak dependency on the RF signal. This introduces
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harmonic terms in the RF frequency ωRF in a similar way to ωLO, as well as
introduces dependency on the magnitude and phase of the RF voltage, so that the
mixer now shows nonlinear dependence on the RF component. Thus, in general,
the output current of a mixer will contain terms at frequencies
m
(2.34)
Provided the LO voltage is much stronger than the RF voltage, the output
current term at the difference frequency is linearly related in amplitude and phase
to the input RF signal. This frequency, the IF component, has m = n = 1.
As shown in Fig. 2.9, the LO can be either below the RF band of interest, in
which case the mixer is referred to as the low-side down-converter, or above it,
resulting in the high-side down-converter. The difference between the IF in the
high-side down-converter and the IF in the low-side down-converter is that the
phase of the two IF signals will be 180° apart. In the second case ωLO – ωRF will be
positive and in the first case will be negative, since if ωLO > ωRF, then sin(ωRF – ω
LO)t = sin[(ωLO – ωRF)t + π].
The implications of the “±” term in (2.34) are important. In down-converters, it
implies that any undesired RF components at an image frequency of ωLO – ωIF (for
LO below the desired RF) or ωLO + ωIF (for LO above the desired RF) will also be
down-converted to the IF.
Figure 2.9 illustrates this case. The down-conversion of an image frequency has
implications for both the system noise floor and spurious response.
In up-converters, the “±” term implies that the signal is mixed to both a lower
and an upper sideband, as shown in Fig. 2.10 for up-conversion of the IF to RF.
Note that an upconverter can be either a sum or a difference mixer, depending
on the sideband selected.
Although up-converters are frequently referred to as modulators in a transmitter (as
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shown in the Fig. 2.9 and 2.10), up-converters are also useful in receivers where the
RF band covers a large percentage bandwidth and down-conversion would require
a large percentage tuning range for the VCO, or cause problems with the image
frequency lying in band.
fIF = fRF - fLO : (low-side conversion)
fIF = fLO - fRF : (high-side conversion)
Figure 2.9 The mixer of down-converter system.
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fRF = fLO + fIF : (sum mixer)
fRF = fLO - fIF : (difference mixer)
Figure 2.10 The mixer of up-converter system.
As shown above Fig. 2.10, mixers are characterized by comparing the relation
between the output current, generally at the IF frequency, to the input RF voltage.
In terms of power, the conversion gain is defined for a mixer as simply
(2.35)
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For passive mixers, such as diode mixers, there is always conversion loss. For
instance, (2.30) and (2.31) result in a term in the IF frequency current of g1 vㆍ RF / 2
= gON vㆍ RF / π, while the RF frequency current is g0 vㆍ RF = gON vㆍ RF / 2. The ratio
of the respective currents is therefore 2 / π so that the conversion gain is (2 / π)2 =
0.41 = -3.92 dB if the impedances are equal. Because the gain is negative in a
passive mixer, we commonly refer to the conversion loss LC instead, the inverse of
(2.35).
The minimum theoretical conversion loss in any passive mixer is 3.92 dB, in
which the device is switched with a square wave (i.e., one with a large
local-oscillator signal that saturates the device). The loss is invariant to the number
of devices in the mixer, since the IF and RF currents will always flow in each
device with the same ratio. Of course, any mismatch at the RF port or the IF port
will make the conversion loss worse, since the square of the ratio of currents only
equals the power ratio when the impedances are equal.
In an ideal mixer, we see from (2.30) and (2.31) that the amplitude of the higher
harmonic responses of the LO simply falls as the Fourier coefficients of a square
wave. The gain of the IF is -3.92 dB, that of 2ωLO - ωRF is (2 / 3π)
2 = -13.5 dB and
that of 3ωLO - ωRF is (2 / 5π)
2= -17.9 dB. These are the potential spurious responses
of the mixer.
In general, the conversion loss will become worse as the LO signal weakens.
We can see this from (2.30), because if the LO signal is insufficient to drive the
conductance as a square wave, but instead drives it sinusoidally between the same
two peak states, then the g1 vㆍ RF / 2 term for the IF frequency component in the
output current in (2.31) becomes gON vㆍ RF / 4 (rather than gON vㆍ RF / π). The power
ratio in (2.35) then becomes 0.25 or -6 dB. As the LO becomes even weaker and is
unable to drive the conductance between an off-state and a fully saturated on-state,
the peak value of the IF current becomes correspondingly smaller and the
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conversion loss and noise figure become worse.
(2.36)
Finally, we need to keep in mind that the discussion of conversion gain is with
reference to a single-sideband system, for which we translate only one RF
component to the IF. Many digital radio systems transmit only the upper or lower
sideband of an up-converted signal to preserve spectrum. However, some systems
such as analog AM or FM radios use both. In such a double sideband system, then,
there will, in fact, be two RF signals that are down-converted to the IF frequency in
the receiver, one at ωRF = ωLO - ωIF and the other at ωRF = ωLO + ωIF. In that case,
the conversion gain and the IF component in (2.31) will be double compared with a
single sideband system, where there is only one RF component and a second null
sideband, then known as the image frequency. Similarly, the double-sideband noise
figure is up to 3 dB improved smaller compared with the single-sideband noise
figure, since the IF noise is similar for both mixers but the signal is twice as large
for double sideband (DSB) operation.
2.6.2 Noise figure
Noise is generated in mixers by the diode or transistor elements, and by thermal
sources due to resistive losses. Noise figures of practical mixers range from l~5 dB,
with diode mixers generally achieving lower noise figures than transistor mixers.
The noise figure of a mixer depends on whether its input is a single sideband signal
or a double sideband signal. This is because the mixer will converts noise at both
sideband frequencies (since these have the same IF), but the power of a SSB signal
is one-half that of a DSB signal (for the same amplitude). To derive the relation
between the noise figure for these two cases, first consider a DSB input signal of
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the form
v
(2.37)
Upon mixing with an LO signal cos(ωLOt) and lowpass filtering, the
down-converted IF signal will be
(2.38)
where K is a constant accounting for the conversion loss for each sideband. The
power of the DSB input signal of (2.37) is
(2.39)
and the power of the output IF signal is
(2.40)
For noise figure, the input noise power is defined as Ni = kT0B, where To = 290
K and B is the IF bandwidth. The output noise power is equal to the input noise
plus Nadded, the noise power added by the mixer, divided by the conversion loss
(assuming a reference at the mixer input):
(2.41)
Then using the definition of noise figure gives the DSB noise figure of the mixer as
(2.42)
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The corresponding analysis for the SSB case begins with a SSB input signal of the
form
v
(2.43)
Upon mixing with the LO signal cos(ωLOt) and lowpass filtering, the
down-converted IF signal will be
(2.44)
The power of the SSB input signal of (2.43) is
(2.45)
and the power of the output IF signal is
(2.46)
The input and output noise powers are the same as for the DSB case, so the noise
figure for the SSB input signal is
(2.47)
Comparison with (2.42) shows that the noise figure of the SSB case is twice of the
DSB case
F
(2.48)
2.6.3 1-dB compression point (P1dB)
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Like other networks, a mixer is amplitude nonlinearity at a certain input level:
above this point, the output level fails to track input level changes proportionally.
This figure of merit, P1dB identifies the single tone input signal level at which the
output of the mixer has fallen 1 dB below the expected output level.
2.6.4 Dynamic range
The dynamic range of any wireless communication system can be defined as the
difference between the 1-dB compression point and the minimum discernible signal
(MDS). These two points are specified in units power of the dBm. giving dynamic
range in the dB. When the RF input level approaches the 1-dB compression point,
harmonic and intermodulation products begin to interfere with the system
performance. High dynamic range is obviously desirable, but cost, power
consumption, system complexity, and reliability must also be considered.
2.6.5 Intermodulation distortion (IMD)
Nonlinearities in the mixer devices give rise to intermodulation distortion
products whenever two or more signals are applied to the mixer’s RF port. Testing
this behavior with two (usually closely spaced) input signals of equal magnitude
can return several figures of merit depending on how the results are interpreted. A
mixer’s output OIP3 is defined as the output power level where the spurious signals
generated by (2fRF1 ± fRF2) ± fLO and (fRF1 ± 2fRF2) ± fLO are equal in amplitude to the
desired output signal as shown in Fig. 2.11.
The input third-order intercept point, IIP3. IP3 referred to the input level, it is of
particularly useful value and is the most commonly used mixer IMR figure of
merit. IIP3 can be calculated according to
IIP
(2.49)
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where IMR is the intermodulation ratio (the difference in dB between the desired
output and the spurious signal), and n is the IM order. The IMD products increase
almost exponentially.
Figure 2.11 The mixer linearity evaluation.
2.6.6 LO drive level
A mixer’s specifications are usually guaranteed at a particular LO drive level,
usually specified as a dBm value that may be qualified with a tolerance.
Insufficient LO drive degrades mixer performance. Excessive LO drive degrades
performance and may damage mixer devices.
2.6.7 Port isolation
In a mixer, isolation is defined as the attenuation in dB between a signal input at
any port and its level as measured at any other port. High isolation numbers are
desirable. LO-to-IF and LO-to-RF isolation are dependent mainly on transformer,
physical symmetry and device balance, but it is applied to the mixer by level of
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input signals.
2.6.8 Power consumption
The circuit power consumption is always important. but in battery-powered
wireless designs it is critical. The mixer circuit choice may be significant in
determining a system’s power consumption. The power consumption of the
amplifier stage must be considered as well. Evaluating the suitability of a given
mixer circuit type requires a grasp of its ecology as well as its specifications.
Chapter 3.
Cascode FET Mixer Design
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3.1 Nonlinear FET devices
The GaAs MESFET and its variants, including HEMT, have revolutionized
low-noise microwave electronics and microwave systems. FETs also make
excellent mixers as they have low-noise levels, broad bandwidths, and conversion
gains. As frequency multipliers, they exhibit high efficiency, gain, and output
power. FETs are commonly used in quasi-linear applications, especially as
small-signal and medium-power amplifiers, where an understanding of their
nonlinearities is critical in attractive aspects of their performance, primarily
intermodulation distortion and saturation.
The silicon MOSFET technology has progressed to the point where the devices
based on it can be used at microwave frequencies. New technologies are making
MOSFETs attractive for use in a wide variety of RF applications. Laterally diffused
MOSFETs (LDMOS) are attractive for high-power amplifiers at frequencies up to
a few gigahertz, and submicron lithography has produced silicon MOSFETS with
cut-off frequencies of tens of gigahertz. Interestingly, in spite of their maturity,
these devices continue to improve.
Virtually all types of FET devices are highly symmetrical and can be operated
with a negative drain-to-source voltage and current. This allows them to be used as
resistive elements in switches, attenuators, and mixers.
3.1.1 MESFET operation characteristics
Figure 3.1 shows the cross-section of the GaAs MESFET. MESFET is
fabricated by first growing a very pure, semi-insulating buffer layer on a
semi-insulating GaAs substrate, then growing an n-doped epitaxial layer that is
used to realize the FET’s active channel. Three connections are made to the
channel: the source and drain ohmic contacts, and between them, the
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Schottky-barrier gate.
Figure 3.1 The cross-section of the GaAs MESFET.
The epilayer is made thicker than necessary for the channel, and is etched to the
correct channel thickness in the gate region. Modern FETs all use a recessed
channel with a T-shaped gate. The T-gate minimizes the gate resistance while
retaining a short gate length. This recessed gate structure allows the layer of
epitaxial material under the source and drain ohmic contacts to be quite thick, much
thicker than the channel, minimizing the parasitic source and drain resistances.
Reducing the source resistance is especially important for low-noise devices, and is
also important for achieving good conversion efficiency in FET mixers, frequency
multipliers, and power amplifiers.
MESFET is biased by the two sources: the Vds of the drain-to-source voltage and
the Vgs of the gate-to-source voltage. These voltages control the channel current by
varying the width of the gate-depletion region and the longitudinal electric field. To
acquire a qualitative understanding of MESFET operation, Vgs = 0 and Vds is raised
from zero to some low value, as shown in Fig. 3.2(a). When Vgs = 0, the depletion
region under the Schottky-barrier gate is relatively narrow, and as Vds increases, a
longitudinal electric field and a longitudinal electric current are established in the
channel.
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(a)
(b)
(c)
Figure 3.2 The GaAs MESFET operation (a) very low Vds, (b) Vds at the saturati-
on point, (c) current saturation.
Due to Vds, the voltage across the depletion region is greater at the drain end than
at the source end; thus, the depletion region becomes wider at the drain end. The
narrowing of the channel and the increased Vds increase the electric field near the
drain, which causes the electrons to move faster. Although the channel’s
conductive cross-section is reduced, the effect is an increased current. When Vds is
low, the current is approximately proportional to Vds. If, however, the gate reverse
bias is increased while the drain bias is held constant, the depletion region widens,
and the conductive channel becomes narrower, which reduces the current. When
Vgs = Vt (the turn-on or threshold voltage), the channel is fully depleted and the
drain current is zero, regardless of the value of Vds. In fact, the current does not turn
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off abruptly, partly because the conductivity of the buffer layer is not zero and the
edge of the depletion region is not distinct. Thus, the threshold voltage is somewhat
indistinct as well.
It can be defined, for example, as the point where the drain current decreases to
some particular fraction of its zero-voltage value. Thus, both Vgs and Vds control the
drain current. When FET is operated in this manner, it is said to be in its linear or
voltage-controlled resistor region.
If Vds is increased further, as in Fig. 3.2(b), the channel current increases, the
depletion region becomes even wider at the drain end, and the conductive channel
becomes narrower. Clearly, the current must be constant throughout the channel;
thus, as the conductive channel near the drain becomes narrower, the electrons
must move faster. The electron velocity cannot increase indefinitely, however, and
the average velocity of the electrons in GaAs cannot exceed a velocity called their
saturated drift velocity, approximately 1.3·107 cm/s. If Vds is increased beyond the
value that causes velocity saturation, the electron concentration rather than the
velocity must increase to maintain current continuity throughout the channel.
Accordingly, a region of electron accumulation forms near the drain end of the
gate. Conversely, the electrons transit the channel and move at the saturated
velocity into the wide area between the gate and the drain, and an electron
depletion region is formed. That depletion region is positively charged because of
the positive donor ions remaining in the crystal. As Vds continues to increase, as
shown in Fig. 3.2(c), progressively more of the voltage increase is dropped across
this region, which is called a dipole layer, and less is dropped across the
unsaturated part of the channel. Eventually, a point is reached where further
increases in Vds are dropped entirely across the charge domain, and where Vds does
not substantially increase the drain current. At this point, the electrons move at the
saturated drift velocity over a large part of the channel length. When FET is
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operated in this manner, which is the normal mode of operation for small-signal
devices, it is said to be in its saturation region or in saturated operation. All FET
amplifiers and most FET mixers and frequency multipliers are biased into the
saturation region. One notable exception is the FET resistive mixer.
It is important to recognize that the charge domain begins to form at
drain-to-source voltages well below those corresponding to the horizontal portion
of the drain I/V characteristic. Thus, the charge domain affects the I/V characteristic
throughout almost the entire range of Vds.
The terms linear region and saturation region are unfortunate because they
seem to indicate exactly the opposite of their true meanings. That is, quasi-linear
operation in a small signal takes place in the FET’s saturation region and not in its
linear region. Further confusion arises because the same terms are used, with
opposite meanings, to describe the operating regions of bipolar transistors. That is,
a bipolar transistor is said to be in saturation when the collector/emitter voltage is
very low.
As in the Schottky-barrier diode, the Schottky-barrier gate depletion region
represents a capacitance. At low drain voltages, the gate-to-channel capacitance has
nearly the ideal Schottky-barrier voltage dependence, but as Vds increases, the
situation becomes more complex. At Vds ≈ 0, the gate capacitance is distributed
along the channel, but it is frequently modeled as two approximately equal
capacitors, one between the gate and source and the other between the gate and
drain. These capacitances are related to the change in the gate-depletion charge
with the changes in gate-to-source voltage Vgs and gate-to-drain voltage Vgd,
respectively.
(3.1)
- 52 -
As Vds is increased and the FET begins saturated operation, however, drain-voltage
changes are shielded from the gate depletion region by the dipole layer.
Further changes in Vds no longer increase the charge in the depletion region;
thus, the gate-to-drain capacitance drops to a point where it consists of little more
than stray capacitance between metallizations. In saturation, the gate-to-source
capacitance represents the full gate-depletion capacitance; as such, the
gate-to-source capacitance increases to approximately twice its value in linear
operation.
3.1.2 HEMT operation
The HEMT differs from a conventional MESFET in that in the former, the
channel is formed by a hetero-junction instead of a simple epitaxial layer. As the
channel is not doped, impurity scattering is minimized as a high electron mobility
result. The mobility increases to decrease the temperature, with substantial
improvement in the gain and noise figure, can be achieved at low, even cryogenic,
temperatures.
Figure 3.3 The cross-section of the simple AlGaAs-InGaAs-GaAs HEMT.
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Figure 3.3 shows a simple HEMT. Instead of a doped epilayer, the device has an
n+ AlGaAs layer and a very thin undoped InGaAs layer immediately underneath it.
Due to the band structure of the semiconductors, electrons from the AlGaAs layer
accumulate in the InGaAs layer near the interface. Thus, the charge density of this
electron layer is controlled by the gate voltage. The charge density is generally very
low, making such devices difficult to use as power amplifiers, and to some degree,
as frequency multipliers. The high transconductance, however, provides a high
cutoff frequency and a very low noise level. These characteristics make HEMTs
ideal for low-noise amplifiers and active mixers at frequencies well into the
millimeter wave range.
The AlGaAs-InGaAs device is usually called a pseudomorphic HEMT, or
pHEMT, because of the lattice mismatch between the AlGaAs and InGaAs layers.
Other types of pHEMTs are possible, as well as devices with multiple
hetero-junctions. The latter provide greater channel charge density and thus are
useful as power amplifiers. The wide variety of materials, layer thicknesses, and
device geometries in the modern HEMT technology provides many degrees of
freedom for optimizing the device’s channel; in contrast, the only degrees of
freedom in the MESFET channel design are thickness and doping density.
The models of HEMTs are not very different from those of MESFETs. One of
the greater differences between MESFETs and HEMTs is in the shape of the
transconductance curve, as a function of gate voltage. In MESFETs, the
transconductance usually increases monotonically with the gate voltage, possibly
with a peak at positive Vgs; in HEMTs, it often has a pronounced peak.
3.1.3 MOSFET operation
The operation of MOSFETs has been so thoroughly described in paper that it
will be reviewed only briefly here. It is important to note, however, that the
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advances in the semiconductor technology and submicron lithography have
resulted in MOSFETs that are useful at the RF and microwave frequencies. MOS
technologies, especially complementary MOS (CMOS), can be very useful,
especially for low power, low cost RF ICs.
All RF and microwave devices are enhancement-mode, n-channel silicon
devices. They consist of a lightly doped p-substrate and a gate, either metal or
semiconductor, insulated from the substrate by a very thin oxide (SiO2) layer. At
low gate voltages, no channel exists; thus, no conduction is possible. When the gate
voltage exceeds a positive threshold voltage, Vt, an inversion layer of electrons is
formed under the gate, and that layer acts as a channel. (This is similar in some
ways to a HEMT, and in fact, HEMTs have been compared to MOSFETs in terms
of their operation.) A simple analysis gives the following expression for the charge
density in the channel when Vd= 0 and Vg= Vt:
Q
(3.2)
where Lg is the gate length, Wg is the gate width, and Cox is the oxide capacitance,
the parallel-place capacitance, per area, between the gate and channel. Vd and Vg
rather than Vds and Vgs are used to represent the internal voltages, which do not
include the voltage drop across the source and drain contact resistances Rs and Rd,
respectively.
A number of effects can complicate (3.2). One of the most important is called
backgating, the effect of the voltage between the substrate and the channel, which
acts as a kind of second gate. Others are oxide and interface charges, short- and
narrow-channel effects, weak inversion (or subthreshold effects), and non-uniform
substrate doping.
As in other types of FETs, drain bias application causes the voltage between the
gate and the channel to become lower (i.e., more negative) at the drain end. The
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charge disappears at the drain end when
V
(3.3)
and this condition represents the onset of current saturation, much as the
completely depleted channel, from a combination of velocity saturation and
pinch-off, causes saturation in MESFETs. Velocity saturation, however, plays only
a minor role in the operation of silicon devices.
One of the more interesting developments is the laterally diffused MOSFET, or
LDMOS, device. It is often used to power amplifiers at giga-hertz.
Figure 3.4 The cross-section of the LDMOS device.
Figure 3.4 shows the cross-section of the LDMOS device. An advantage of this
structure is the direct electrical connection of the source to the mounting surface; in
contrast, in other power FETs, the drain is connected to the substrate. This
eliminates the need for wire bonds or insulators between the chip and the mounting
surface, thus minimizing source inductance and resistance.
It also provides better cooling. Other advantages are a low-resistance gate and a
long, lightly doped area between the channel and drain contacts, which minimizes
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the gate-to-drain capacitance and provides a high breakdown voltage.
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3.2 Conventional cascode FET mixer
3.2.1 Design principle of cascode FET mixer
In microwave FET mixers, high gain is usually relatively easy to obtain, but it
does not automatically ensure that the other performance aspects will be good. In
fact, high mixer gain is often undesirable in receivers because it tends to increase
the distortion of the entire receiver. Therefore, in most receiver applications, an
active mixer is designed not to achieve the maximum possible conversion gain but
to achieve a low noise figure and modest gain, either unity or slightly greater.
The cascode FET mixer consists of two single FETs in series; that is, it has
common-source and -gate circuit configuration. It can thus be applied to each gate
for inputting at the LO and RF signals. As the capacitance between the gates is low,
the mixer will have good LO-to-RF isolation. Due to its high isolation, a cascode
FET mixer is composed of two single FETs. Cascode FET mixers are also used in
integrated circuits, where filters and distributed-element hybrids may be
impractical and where good LO-to-RF isolation may otherwise be difficult to
achieve [9-14].
Cascode FET mixers have been successfully used in many kinds of portable and
fixed RF receivers for many years. Unfortunately, their reported performance has
not been very good, for which reason they are presently not produced in big
quantities. Although cascode FET mixers usually exhibit high gain, their noise
figures have been disappointing, considerably worse than those of single-FET
mixers. One reason for this is that cascode FET mixers have inherent disadvantages
compared to single-FET mixers; another is that a cascode FET mixer is a much
more complex component than a single-FET mixer, and the subtleties of its
operation are not always appreciated by designers. Still, cascode FET mixers have
their place, foremost of which is their use in ICs to obtain many of the advantages
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of balanced mixers without the need for hybrids.
Figure 3.5 The simplified circuit of cascode FET mixer.
Figure 3.5 shows the simplified circuit of cascode FET mixer. The cascode FET
mixer consists of two single-gate FETs in series. The LO is applied to the gate of
FET2, and varies Vgs2; the RF signal is applied to the gate of FET1. RF and LO
sources are connected to gate of FET1 and gate of FET2 through external matching
circuits, represented by the embedding impedances Zs,RF( )ω and Zs,LO( )ω ,
respectively. A series-resonant element (which can be an LC-tuned circuit, a stub,
or simply a bypass inductor) is used to ground the gate of FET2 at the IF frequency.
As with the single-gate FET mixer, the load impedance ZL( )ω is a short circuit at all
LO harmonics and mixing frequencies, except IF; this termination guarantees that
the LO power will not be dissipated in the IF load, and that drain voltage Vds will
remain constant throughout the LO cycle.
As the cascode FET mixer is the transconductance mixer, mixing must occur by
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varying the transconductance between Vgs1 and Id. The transconductance variation
must be done by varying the drain voltage of FET1.
Figure 3.6 The I/V characteristics of the cascode FET mixer when Vds = 5.0 [V].
Figure 3.6 shows the DC drain I/V characteristic of FET1 in Fig. 3.5 as a
function of gate voltages Vgs1 and Vgs2 when Vds is fixed at 5.0 V. Vds must be
divided between the channels of the two single-gate MESFETs; Vds1 + Vds2 = Vds.
When two FETs are connected in series, it is impossible to have a stable operating
point if both devices are in current saturation because in this case, the FETs’
channels are equivalent to two current sources in series. Inevitably, one device
must be saturated, and the other must operate in its linear region. Much of Vds is
dropped across the saturated FET.
If FET2 is linear and FET1 is saturated (i.e., the operating point is close to the
right side of the set of curves in Fig. 3.6), varying Vgs2 with the LO voltage while
Vgs1 is constant will not vary the transconductance between Vgs1 and drain current
Id. Therefore, no mixing can occur [15-19].
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Significant transconductance variation occurs only when the gate voltages are
located within the shaded region of Fig. 3.6, the region in which FET2 is saturated
and FET1 is linear. In this case, Vgs1-to-Id transconductance variation occurs
primarily because the drain voltage of FET1 is varied from a nearly zero value,
which forces the FET1 to be in its linear region and its channel to have low
resistance, and for it to be almost at the point of current saturation.
In a cascode FET mixer, mixing occurs primarily in FET1; its transconductance
and drain-to-source resistance vary with time while the device is in its linear
region. In this mode of operation, the peak transconductance of FET1 is relatively
low, and its low drain-to-source resistance shunts the IF output, further reducing
the conversion gain. In contrast, a single-FET device is in current saturation
throughout the LO cycle; thus, its transconductance is greater and its
drain-to-source resistance is very high.
In the cascode FET mixer, FET2 remains in its saturation region throughout the
LO cycle, and its high transconductance varies only moderately. Consequently,
FET2 provides some mixing between the RF drain current of FET1 and the LO, but
its primary effect is to amplify FET1’s IF output. The series resonator grounds the
gate of FET2, so that FET operates as a common-gate amplifier at the IF frequency.
The input impedance of this amplifier is approximately 1/gm,avg(t), where gm,avg(t) is
the average transconductance of FET2. As this impedance is usually a mismatch to
the IF output impedance of the mixing FET, the amplifier’s input coupling is not
optimum. As a result, its gain is not great [20-29].
The procedure for designing a cascode FET mixer is much the same as that for
designing a single-gate mixer. The cascode FET mixer requires both a carefully
designed LO filter at its drain and a resistive IF load. As with a single-gate mixer,
the IF output impedance of a cascode FET mixer is relatively high, although for a
different reason: the high output impedance is a property of a common-base FET
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amplifier. Thus, good gain can be achieved in spite of the inherent limitations of
the device, by using a relatively high IF load resistance value. The IF resonator
connected to the gate of FET2 critically affects the mixer’s stability and LO
efficiency. If the resonator’s reactance at the LO frequency is too low, the LO
matching may be poor; at some frequency, however, the combination of the
resonator’s reactance and the impedance of Zs,LO( )ω may cause the mixer to
oscillate. One can avoid such problems by making sure that Zs,LO( )ω and the
resonator do not present a high inductive reactance to the gate of FET2 outside the
LO frequency range. As with a single-FET mixer, source and load impedances
Zs,RF( )ω and ZL( )ω should be short circuits at unwanted mixing frequencies.
3.2.2 Approximate small-signal analysis of cascode FET mixer
Figure 3.7 shows the approximate small-signal equivalent circuit of cascode
FET mixer using common-source and gate configuration.–
Figure 3.7 The simplified small-signal equivalent circuit of the cascode FET mix-
er.
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The fundamental frequency of gm1(t) and gm2(t), such as that in (3.4), are dominant
in providing conventional down-conversion mixing.
(3.4)
The IF current gives
i
(3.5)
where vds(t) is the small-signal drain-to-source voltage of the FET2 device.
Substituting (3.4) into (3.5) and separating the IF component will give
(3.6)
where the frequency notation is given by (3.7).
w
(3.7)
It was noted that vds ≈ gm1 vㆍ g1 / Rd2; thus, the second term is smaller than the
first by a factor of at least Rds1 / Rd2. In fact, it is smaller than this because of the
loading effect of Cgs2 and Rs2. (Rg1 is the sum of the source, intrinsic, and gate
resistances of the FET1 device). Thus, the second term in (3.6) is usually negligible,
and only gm1(t) provides significant mixing. If the input is conjugate-matched, the
following can be obtained:
(3.8)
Similarly, it was assumed that gds2 is negligible (gds2<< Re{ZL(ω0)}) and that the
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load susceptance resonates Cds2. Note that gm2 is time-invariant. Finally, the
conversion gain is for Rd2 = RL and Rg1 = Rin, and the transconductance waveform is
a half sinusoid, gm1,max= Gm,max / 4, thus representing
(3.9)
In the above equations, it was already noted that gm1 in the cascode FET device
is lower than that in a single-FET device, and consequently, that the conversion
gain of the cascode FET mixer is significantly lower than that of a single-FET
mixer.
Although the noise and conversion efficiency of cascode FET mixers are
generally worse than those of single-gate mixers, the intermodulation
characteristics are often moderate. The drain current as a function of gate voltage
Vgs1 is usually more linear in a cascode FET mixer than in a single-FET device
[30-35].
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3.3 Cascode FET mixer using new circuit configuration
3.3.1 Design principle of cascode FET mixer using new circuit configuration
Figure 3.8 shows the simplified circuit of the cascode FET mixer
using new common-source and -drain circuit configuration. As shown in the
Fig. 3.8, it consists of the same configuration as that of the conventional
cascode FET mixer.
Figure 3.8 The simplified circuit of the cascode FET mixer using new
common-source and -drain circuit configuration.
The output port of the IF frequency, however, is between the drain of FET1 and
the source of FET2, and the other type of mixer has not yet been reported as the
proposed cascode FET mixer using new circuit configuration. Most active FET
mixers have the LO and RF signals applied to each gate and the IF filtered from the
drain. The matching circuit of the cascode FET mixer using new circuit
- 65 -
configuration consists of RF, LO, and IF matching circuits. The matching circuits
provide filtering as well as matching; they terminate the FET’s gate and drain at
unwanted frequencies (mixing products and LO harmonics) and provide
port-to-port isolation.
The time-varying transconductance is the dominant contributor to frequency
conversion. In such cascode FET mixer, the effects of harmonically varying the
gate-to-drain capacitance, gate-to-source capacitance, and drain-to-source
resistance are often deleterious and must thus be minimized. As the time-varying
transconductance is the primary contributor to mixing, it is important to maximize
the range of the FET’s transconductance variation. In simple down-converters, they
are most concerned with the magnitude of the fundamental frequency component
of the transconductance.
Figure 3.9 The I/V characteristic of the cascode FET mixer when Vds = 5.0 [V].
(I) is high-linearity region, (II) is high-conversion region.
Figure 3.9 shows the I/V characteristic of the cascode FET mixer, where (I) is
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high-linearity region and (II) is high-conversion region. To maximize the
fundamental frequency component of the transconductance variation, FET2 must be
biased close to its threshold voltage, Vt, and must remain in its current saturation
region throughout the LO cycle. Full saturation can be achieved by drain voltage
VDD if the LO pumping will be maintained under the DC value of VDD. This
condition can be achieved by short-circuiting the drain of FET2 at the fundamental
LO frequency and in all LO harmonics. If the drain is effectively shorted, the drain
LO current will operate seemingly as a switching circuit, which may have a fairly
high peak value and cannot cause any drain-to-source voltage variation. As such,
the LO voltage across the gate-to-drain capacitance will be minimal, and for this
reason, the feedback of the LO voltage will also be minimal, and the mixer will be
stable. In this case, the drain current will have the same half-sinusoidal pulse
waveform as a class-B power amplifier, and the transconductance waveform will
be similar. Thus, the source current of FET2 will be similar to the drain current of
FET1. The drain current of FET2 will be provided with the necessary current in the
drain of FET1 through the source of FET2, as shown in Fig. 3.8.
For the gate voltage of FET1, the bias voltage of the gate for high
transconductance must be set up at a high-conversion gain region because FET1
makes up a large part of the frequency harmonic component and conversion gain,
which is called transconductance stage. The drain voltage of FET1 is maximized to
bias the same drain voltage that will be used in an amplifier. For high performance,
the gate voltage of FET1 must adjust the bias point between the triode region and
the saturation region. For the operation into the triode region, it is more important
to have high linearity than high conversion gain while for the operation into the
saturation region, the opposite is true. Thus, the performance of the cascade FET
mixer is usually insensitive to small changes in the DC drain voltage, but it is
sensitive to the DC gate voltage, which must be made a steady rippleless voltage
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via circuit tuning.
With the cascode FET mixer using new circuit configuration, it is possible to
find each input and output impedance between the drain of FET1 and the source of
FET2 for impedance matching, which is the simultaneous matching of the RF input,
LO input, and IF output ports, such as in the conventional cascode FET mixer. This
is impossible, however, with the conventional cascode FET mixer as its load
impedance is very high. If the mixer is unconditionally stable, the output
impedance of FET2 at below 10 GHz down-converter will be very high, and its
resistive part will be much greater than the drain-to-source resistance of a
DC-biased FET1. To obtain a conjugate-matched to such a high impedance, it is
sometimes impossible to match the IF output of an active FET mixer. A better
method is to use a resistive load at the IF port, whose value is selected to obtain the
desired conversion gain. In this case, the active mixer’s output reflection
coefficient is high-impedance, but the theoretical and practical limitations of
impedance matching are such that the unmatched output reflection coefficient is
unavoidable. If the resistive load is properly implemented, the conventional
cascode FET mixer will provide stable operation, a flat frequency response, and the
desired gain. It does not matter, however, if the conventional cascode FET mixer
has an IF port at the drain of FET2 because the cascode FET mixer using new
circuit configuration has no output IF port at the drain of FET2. Moreover, having a
drain in FET1 and a source in FET2, the cascode FET mixer using new circuit
configuration can achieve easily impedance matching at the IF port.
Ordinary small-signal HEMTs and MESFETs are used to manufacture mixers.
A FET designed to be used in low-noise amplifiers within a specific frequency
range usually works well as a mixer within the same range. Special situations often
affect the choice of a device. For example, it is generally easier to obtain a high
intermodulation intercept point from a device with a relatively wide gate, and there
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is some experimental evidence that good noise figure can be more readily obtained
by using narrow devices. Most millimeter-wave devices are optimized for amplifier
use and therefore have very narrow gates.
For the LO-to-IF isolation characteristic, in the conventional cascode FET
mixer, achieving adequate LO-to-IF isolation can be difficult in active mixers. If
the LO is really short-circuited at the drain, there can be no LO leakage when using
a /4 open-stub circuit for the LO frequency. As the short circuit, however, is neverλ
perfect, some degree of leakage is inevitable. The LO current in the conventional
cascode FET’s drain is very great, its peak value is somewhat above Idss, and even
in small-signal devices, it may be over 100 mA. Consequently, the output power in
the LO frequency is potentially very high.
The cascode FET mixer using new circuit configuration, however, has a higher
LO-to-IF isolation characteristic than the conventional one because due to the Rd of
FET1 and the Rs of FET2, the Rs of FET2 is higher than the Rd of FET2.
Accordingly, the LO-to-IF isolation of the cascode FET mixer using new circuit
configuration has no influence on the conversion gain and on the spurious
responses at the IF output port.
Unfortunately, it is difficult to design an IF matching circuit in the conventional
cascode FET mixer that provides high LO isolation and that still meets all the other
requirements. Therefore, even in well-designed mixers, the level of LO leakage
from the IF port is often high, sometimes even higher than the applied LO power.
This LO leakage can saturate the IF amplifier or can generate spurious signals.
Accordingly, it is important for the IF output circuit to include sufficient filtering
so that adequate LO-to-IF isolation can be provided. The required rejection
depends on the FET’s output power capability and the level of LO leakage that the
IF amplifier can tolerate.
It is, however, easy to design an IF output matching circuit in the cascode FET
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mixer using new circuit configuration. Moreover, it is easy to achieve an IF output
matching circuit for FET1 through the impedance between the drain of FET1 and
the source of FET2, and it is not a concern that it will generate spurious signals
because of the LO frequency and level compared with the conventional one. Thus,
most conventional cascode FET mixers have LO rejection filters so as to reject LO
leakage in the IF output. The cascode FET mixer using new circuit configuration,
however, does not need a LO rejection filter because of its advantage of using
impedance.
3.3.2 Approximate small-signal analysis of cascode FET mixer using novel
configuration
Approximated small-signal analysis of the proposed cascode FET mixer using
new circuit configuration is shown herein.
Figure 3.10 The simplified equivalent circuit of the cascode FET mixer using new
circuit configuration.
It is possible to simplify the FET equivalent circuit to obtain the approximately
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equivalent circuit shown in Fig. 3.10.
The design of a cascode FET mixer using new circuit configuration must
optimize the large-signal LO pumping as well as the small-signal operation. For the
design at the gate of FET2 with the LO, it is considered that FET2 must be
short-circuited at the source at the LO fundamental frequency and at the gate in all
the harmonics, except at the fundamental frequency. FET2 achieves a configuration
in which it serves as the common-drain amplifier, as shown in Fig. 3.10. Its
operation characteristic is that the input signal is applied to the gate and the output
is taken as the source. The output voltage is equal to the input voltage minus the
gate-source voltage. Thus, the resulting output voltage is simply offset from the
input, and the small-signal gain would be unity. Therefore, the source follows the
gate, and the circuit is called source follower.
This is shown by the effects of the small-signal analysis. The small-signal
equivalent circuit assumes that FET2 is connected to FET1. VGS2 is the gate-source
DC voltage of FET2, which is given by
V
(3.10)
The VGS2 shows the correlation between the input signal voltage of vin2(t) and the
output signal voltage of vout2(t). vout2(t) is given by
v
(3.11)
The gm2(t) of FET2 represents the output voltage gain due to the increase in VGS2. In
equation (3.11), id2(t) is the drain current of FET2, which is rearranged as
(3.12)
The id2(t) shows the correlation between the transconductance gm2(t) of FET2 and
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the gate-source DC voltage of VGS2(t), which shows a high current transfer
characteristic due to the increase in the gm2(t) of FET2. VGS2 is rearranged in another
way by (3.11), given by
V
(3.13)
The VGS2 shows the correlation between the input signal voltage of vin2(t) and the
drain current of id2(t). In equation (3.13), id2(t) is rearranged as in (3.12).
(3.14)
The id2(t) shows the correlation between input signal vm2(t) of FET2 and gate-source
DC voltage VGS2(t), which shows a high current transfer characteristic due to the
high input signal voltage vm2(t) of FET2.
In equations (3.12) and (3.14), the drain current of FET2 consists of an effective
current transfer characteristic due to the control of the input signal voltage vm2(t)
and transconductance gm2(t) as well as the gate-source DC voltage VGS2 of FET2. It
is an important current characteristic for the drain current of FET1. Drain current
id2(t) is shown to have an effective drain current gain in (3.12) and (3.14).
As shown in (3.12) and (3.14), id2(t) is represented as
i
(3.15)
The drain current of FET2 is like the source current of FET1, and the source
current of FET2 is like the drain current of FET1.
The LO input matching circuit can be estimated from the assumption that the
input reflection coefficient is conjugate-matched, Rin2 = Rg2 + Rs2 + Ri2. It is
assumed that the gate of FET2 is biased at bias voltage VGG2, and that the LO
voltage at the gate of FET2 varies between Vg2,max (the maximum forward gate
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voltage, limited by the gate-to-channel rectification in the pHEMTs at Vg2,max ≈ 0.5
V) and the maximum reverse voltage of 2·Vt – Vg2,max, where ω = ωp is the LO
frequency. In generating this circuit, Cgd2 is effectively parallel with Cgs2. Usually,
Cgd2 « Cgs2; thus, Cgd2 can be neglected. The output port of FET1 is tuned onto the
IF frequency, and each tuned input circuit of FET1 and FET2 are made matching
circuits by the RF and LO frequencies. The LO power is
(3.16)
If the gate of FET2 is not conjugate-matched at the LO frequency, the reflection
losses must be included.
If the transconductance waveform can be approximated by the pulse train of the
half-sinusoids shown in the source of FET2, the FET1 in Fig. 3.10 can be analyzed
relatively to determine its conversion gain. The input impedance at the gate of
FET2 is not highly sensitive to the signal level, which is not driven to the point of
rectification in the gate, and the expression for the input impedance at the gate of
FET1 is the same as the LO input impedance at the gate of FET2.
FET1 achieves a configuration in which it is well known as serving as a
common-source amplifier, as shown in Fig. 3.10. Its operation characteristic is that
the input signal is applied to the gate and the output is taken from the drain. The
input impedance of FET1, as shown in Fig. 3.10, is
(3.17)
where Cgs1 is the gate-to-source capacitance of FET1 at the bias voltage VGS1 =
gm1(t) (in Fig. 3.9, a high-conversion region), and Rin,1 is the resistance of FET1 in
the input loop. In a MESFET or pHEMT, Rin1 = Rg1 + Rs1 + Ri1 is the sum of the
gate, source, and intrinsic resistances. Ideally, the input-matching circuit should
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match the input impedance of FET1 at the RF frequency. In this case, the RF
frequency is significantly important, and it is possible to match the device
successfully at the RF frequency. A poor RF match will degrade the conversion
performance.
The RF input of FET1 is usually conjugate-matched, as is likely with amplifiers,
but it is not clear if similar techniques will improve the noise level of the mixer.
The current iin1(t) of the RF excitation is expressed as
i
(3.18)
where ω1 is the RF frequency. If the source is matched, ZG1(ω1) = ZG1*(ω1), and the
small-signal gate voltage will be
(3.19)
The phase shift φ will not be evaluated herein because it does not affect the
conversion gain. The fundamental-frequency component of gm1(t) is
g
(3.20)
where gm1,max is the peak value of gm1(t). The small-signal drain current id1(t) is
given by
i
(3.21)
The current id1(t) includes the components at the RF and IF frequencies and at all
other mixing frequencies and all harmonics. Substituting (3.19) and (3.20) into
(3.21), employing the usual trigonometric identities, and retaining only the terms at
the IF frequency will give the IF component of id1(t) and iIF(t). Note that only the
fundamental component gm1(t) of gm(t) contributes to frequency conversion, as
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given by
(3.22)
where ω0 is the IF frequency. The IF output power is
(3.23)
The available power from the conjugate-matched source is
(3.24)
and the transducer conversion gain is Gt, comprising the ratio of (3.23) and (3.24)
(3.25)
Equation (3.25) is remarkably accurate as long as the optimum impedances are
achieved and the gate of FET1 is optimally biased. Equation (3.25) seems to imply
that it is possible to achieve high conversion gain by increasing IF load impedance
RL or by increasing the device’s width owing to the increasing gm1,max. These
implications are generally valid, but practical difficulties limit the conversion gain.
Problems involving stability and realizability limit the RL of high impedances, and
the FET’s output capacitance limits the bandwidth if RL is made too large. If the
device width is overly increased, the resulting decrease in input impedance will be
a difficult matching circuit. The cascode FET mixer design is relatively important
as it should estimate the important parameters of the gm,max, Rin, and Cgs(t) of FET.
The peak transconductance gm,max can be found from the DC simulation as the
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resistance Cgs can be estimated with adequate accuracy from the FET’s
S-parameters. The value of RL is determined by the gain requirement, as indicated
in (3.25), and the input impedance can be estimated using (3.17).
Chapter 4.
Simulation and Measurement Results
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4.1 Comparison of simulation results
For the verification of the RF performance of the cascode FET mixer using new
circuit configuration, the simulation results for the cascode FET mixer using new
common-source and -drain circuit configuration and for the conventional cascode
FET mixer are exhibited herein.
For the active device, the ATF-36163 model of Avago Technologies, a
low-noise pHEMT, was used. It has a nominal gate length of 0.2 µm and a total
gate width of 200 µm. The gold-based metallization system and nitride passivation
have been proven to be rugged devices. For the substrate for the circuit layout, the
ORCER RF-35 substrate of Taconic’s dielectric, an organic-ceramic laminate, was
used. It is based on a woven glass reinforcement and has a thickness of 0.76 mm, a
copper thickness of 35 µm, a dielectric constant of 3.5, and a dissipation factor of
0.0018. The RF design tool that was used for the simulation was the ADS that had
been realized by Agilent Technologies EEsoft.
Figure 4.1 is a schematic for the designed conventional cascode FET mixer,
which was designed as the well-known cascode FET mixer with the characteristics
of high conversion gain, high linearity, low noise level, and poor LO-to-IF
isolation. The conventional cascode FET mixer in Fig. 4.1 was designed to have
high conversion gain and high linearity for comparison of the cascode FET mixer
using new circuit configuration.
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Figure 4.1 A schematic for designed conventional cascode FET mixer.
Figure 4.2 A schematic for cascode FET mixer using new common-source and
-drain circuit configuration.
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Figure 4.2 is a schematic for the cascode FET mixer using new common-source
and -drain circuit configuration, whose IF output port had a location different from
that in the conventional cascode FET mixer. The cascode FET mixer using new
circuit configuration was expected to show enhanced RF performance because the
new circuit configuration had common-source and -drain, and its RF performance
parameter values were expected to be comparable to those of the conventional
cascode FET mixer.
All the circuits were performed with an RF frequency of 2.6 GHz, an LO
frequency of 2.5 GHz, and an IF frequency of 100 MHz, and the DC-block and
DC-feed circuits had a chip capacitance of 100 pF and a chip inductance of 100 nH,
respectively.
Figure 4.3 The simulated I/V characteristic of FET1 in the conventional cascode
FET mixer.
Figure 4.3 shows the simulated I/V characteristic of FET1 in the conventional
cascode FET mixer in Fig. 4.1. In Fig. 4.3, the drain current was decided as a
function of gate voltage Vgs1 when Vdd was fixed at 2.0 V. The gate voltage was set
at -0.02 V, which is the operation point with a high conversion region for high
transconductance, as shown in the shaded area in Fig. 3.6. When gate voltage Vgs1
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was -0.02 V, drain current Ids was 9 mA, and the DC power consumption was 18
mW. Under these conditions, the cascode FET mixer using new circuit
configuration is necessary to have the same power consumption. FET2 shows a
biased gate voltage Vgs2 of -0.08 V, which is the operation point for performing as a
pumping circuit by LO frequency level. If gate voltage Vgs2 is in the near-zero
region, the amplified LO signal with all the LO harmonics and its mixing
frequencies will influence the IF port of the wanted signals and will become an
unstable mixer circuit due to its generation of unnecessary LO harmonics, and it
can have worse effects on the LO-to-IF isolation characteristic. Therefore, gate
voltage Vgs2 was set below the zero region and is fully considered for its various
effects.
Figure 4.4 The simulated I/V characteristic of FET1 in the cascode FET mixer
using new circuit configuration.
Figure 4.4 shows the simulated I/V characteristic of FET1 in the cascode FET
mixer using new circuit configuration, as shown in Fig. 4.2. The drain current was
decided as a function of gate voltage Vgs1 when Vdd was fixed at 2.0 V. Gate voltage
Vgs1 was set at -0.08 V, which is a stable operation point for the high-linearity and
high-conversion region, as shown in Fig. 3.9. When gate voltage Vgs1 was -0.02 V,
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drain current Ids was 9 mA, and the DC power consumption was 18 mW. FET1 with
the decided gate voltage Vgs1 performed as a class-A amplifier or as a maximum
available gain amplifier to produce a ratio of input and output power. FET2 shows a
biased gate voltage Vgs2 of -0.02 V, which is a stable operation point for performing
as a pumping circuit by LO frequency level. It was approximated as the current
saturation region.
Figure 4.5 The comparison of simulated conversion gain characteristic of the
cascode FET mixer using new circuit configuration and the
conventional cascode FET mixer.
Figure 4.5 shows the comparison of the simulated conversion gain characteristic
of the cascode FET mixer using new circuit configuration and the conventional
cascode FET mixer. The simulated conversion gain was a function of LO power, as
shown in Fig. 4.5. The conventional cascode FET mixer showed maximum
conversion gain of 7.15 dB when LO power was 2 dBm and RF power was -40
dBm. The cascode FET mixer using new circuit configuration, on the other hand,
showed maximum conversion gain of 11.74 dB when LO power was -4 dBm and
RF power was -40 dBm. These results show a difference between the two mixers,
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with the proposed cascade FET mixer using new circuit configuration having
higher conversion gain of 4.59 dB compared with the conventional cascode FET
mixer. The cascode FET mixer using new circuit configuration showed high
conversion gain with lower LO power, as opposed to the conventional cascode FET
mixer. The proposed mixer does not need local oscillator circuit with large output
power as it needs lower input LO power compared with the conventional cascode
FET mixer. This is an important characteristic for the effective power consumption
of the wireless communication system.
Figure 4.6 The comparison of simulated LO-to-IF isolation characteristic of the
cascode FET mixer using new circuit configuration and the
conventional cascode FET mixer.
Figure 4.6 shows the comparison of simulated LO-to-IF isolation characteristic
of the cascode FET mixer using new circuit configuration and the conventional
cascode FET mixer. The simulated LO-to-IF isolation characteristic was a function
of LO power, as shown in Fig. 4.6. The conventional cascode FET mixer showed
LO-to-IF isolation characteristic of -7.56 dBm when the maximum conversion gain
was 7.15 dB at LO power of 2 dBm and RF power of -40 dBm. The cascode FET
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mixer using new circuit configuration showed LO-to-IF isolation characteristic of
-40.64 dBm when the maximum conversion gain was 11.74 dB at LO power of -4
dBm and RF power of -40 dBm. These results show a difference between the two
mixers, with the proposed mixer having very high LO-to-IF isolation characteristic
of 33.08 dB compared with the conventional cascode FET mixer. The proposed
cascode FET mixer using new circuit configuration thus has very high LO-to-IF
isolation than the conventional cascode FET mixer.
Figure 4.7 The comparison of simulated LO-to-RF isolation characteristic of the
cascode FET mixer using new circuit configuration and the
conventional cascode FET mixer.
Figure 4.7 shows the comparison of simulated LO-to-RF isolation characteristic
of the cascode FET mixer using new circuit configuration and the conventional
cascode FET mixer. The simulated LO-to-RF isolation characteristic was a
function of LO power, as shown in Fig. 4.7. The conventional cascode FET mixer
showed LO-to-RF isolation characteristic of -17.79 dBm when the maximum
conversion gain was 7.15 dB at LO power of 2 dBm and RF power of -40 dBm.
The cascode FET mixer using new circuit configuration, on the other hand, showed
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LO-to-RF isolation characteristic of -25.4 dBm when the maximum conversion
gain was 11.74 dB at LO power of -4 dBm and RF power of -40 dBm. These
results show a difference between the two mixers, with the proposed mixer having
high LO-to-RF isolation characteristic of 7.61 dB compared with the conventional
cascode FET mixer. The cascode FET mixer using new circuit configuration thus
showed better LO-to-RF isolation than the conventional cascode FET mixer.
Figure 4.8 The comparison of simulated noise figure characteristic of the cascode
FET mixer using new circuit configuration and the conventional
cascode FET mixer.
Figure 4.8 shows the comparison of simulated noise figure characteristic of the
cascode FET mixer using new circuit configuration and the conventional cascode
FET mixer. The simulated noise figure characteristic was a function of LO power,
as shown in Fig. 4.8. For the ambient and nominal temperatures of the
active-device model for the simulation, 16.85 and 25°C were used, respectively.
The conventional cascode FET mixer showed minimum noise figure characteristic
of 9.31 dB when the conversion gain was 7.15 dB at LO power of 3 dBm and RF
power of -40 dBm. The cascode FET mixer using new circuit configuration, on the
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other hand, showed noise figure characteristic of 4.34 dB when the conversion gain
was 10.67 dB at LO power of -2 dBm and RF power of -40 dBm.
These results show a difference between the two mixers, with the proposed
mixer having lower noise figure of 4.97 dB compared with the conventional
cascode FET mixer. The cascode FET mixer using new circuit configuration thus
showed very low noise figure than the conventional cascode FET mixer. This is
due to the use only of the gm1 of FET1, which has an effect on the noise figure
characteristic because of the nonlinearity of the active device.
Figure 4.9 The simulated P1dB characteristic of the conventional cascode FET
mixer.
Figure 4.9 shows the simulated P1dB characteristic of the conventional cascode
FET mixer. The simulated P1dB characteristic was a function of RF power, as
shown in Fig. 4.9. The conventional cascode FET mixer showed P1dB characteristic
in which the input RF and output IF power were -8.0 and -5.33 dBm, respectively.
This was the operation condition when the conversion gain was 3.23 dB at LO
power of -3 dBm and RF power of 40 dBm.–
Figure 4.10 shows the simulated P1dB characteristic of the cascode FET mixer
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using new circuit configuration.
Figure 4.10 The simulated P1dB characteristic of the cascode FET mixer using new
circuit configuration.
The simulated P1dB characteristic was a function of RF power, as shown in Fig.
4.10. The cascode FET mixer using new circuit configuration showed P1dB
characteristic in which the input RF and output IF power were -18.0 dBm and
-15.62 dBm, respectively. This was the operation condition when the conversion
gain was 3.38 dB at LO power of -13 dBm and RF power of -40 dBm. In the
results shown in Fig. 4.9 and 4.10, a difference can be observed between the
cascode FET mixer using new circuit configuration and the conventional cascode
FET mixer, which had a low output IF power of 10.29 dB under the same
conditions as when a conversion gain of about 3 dB was attained.
Figure 4.11 shows the simulated IP3 characteristic of the LSB using two tones
for the conventional cascode FET mixer. The simulated IP3 characteristic was a
function of RF power, as shown in Fig. 4.11. The conventional cascode FET mixer
showed the IP3 characteristic of the LSB with an RF frequency of 2.599 GHz
where the IIP3 and OIP3 were -11.64 and -8.05 dBm, respectively. This was the
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condition when the conversion gain was 3.17 dB at IF frequency of 99 MHz at LO
power of -3 dBm and RF power of -40 dBm.
Figure 4.11 The simulated IP3 characteristic of LSB using two-tones for the
conventional cascode FET mixer.
Figure 4.12 The simulated IP3 characteristic of USB using two-tones for the
conventional cascode FET mixer.
Figure 4.12 shows the simulated IP3 characteristic of the USB using two tones
for the conventional cascode FET mixer. The simulated IP3 characteristic was a
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function of RF power, as shown in Fig. 4.12. The conventional cascode FET mixer
showed the IP3 characteristic of the USB with RF frequency of 2.601 GHz where
the IIP3 and OIP3 were -1.33 and 2.79 dBm, respectively. This was the condition
when the conversion gain was 3.69 dB at IF frequency of 101 MHz at LO power of
-3 dBm and RF power of -40 dBm.
Figure 4.13 The simulated IP3 characteristic of LSB using two-tones for the
cascode FET mixer using new circuit configuration.
Figure 4.13 shows the simulated IP3 characteristic of the LSB using two tones
for the cascode FET mixer using new circuit configuration. The simulated IP3
characteristic was a function of RF power, as shown in Fig. 4.13. The cascode FET
mixer using new circuit configuration showed the IP3 characteristic of the LSB
with RF frequency of 2.599 GHz where the IIP3 and OIP3 were -17.96 and -14.18
dBm, respectively. This was the condition when the conversion gain was 3.78 dB at
IF frequency of 99 MHz at LO power of -13 dBm and RF power of -40 dBm.
The results shown in Fig. 4.11 and 4.13 showed a difference between the cascode
FET mixer using new circuit configuration and the conventional cascode FET
mixer, which had input RF power of -6.32 dBm for the LSB under the same
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simulation conditions. The cascode FET mixer using new circuit configuration
showed low linearity than the conventional cascode FET mixer. It saturated the gm1
of FET1 because of its high gain characteristic.
Figure 4.14 The simulated IP3 characteristic of USB using two-tones for the
cascode FET mixer using new circuit configuration.
Figure 4.14 shows the simulated IP3 characteristic of the USB using two tones
for the cascode FET mixer using new circuit configuration. The simulated IP3
characteristic was a function of RF power, as shown in Fig. 4.14. The cascode FET
mixer using new circuit configuration showed the IP3 characteristic of the USB
with RF frequency of 2.601 GHz where the IIP3 and OIP3 were -13.76 and -10.02
dBm, respectively. This was the condition when the conversion gain was 3.74 dB at
IF frequency of 101 MHz at LO power of -13 dBm and RF power of -40 dBm.
The results shown in Fig. 4.12 and 4.14 showed a difference between the
cascode FET mixer using new circuit configuration and the conventional cascode
FET mixer, which had input RF power USB of -12.43 dBm under the same
simulation conditions. The cascode FET mixer using new circuit configuration
showed low linearity than the conventional cascode FET mixer. It also saturated
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the gm1 of FET1 because of its high gain characteristic.
Figure 4.15 The simulated IF output power spectrum using two-tones for the
conventional cascode FET mixer.
Figure 4.15 shows the simulated IF output power spectrum using two tones for
the conventional cascode FET mixer. Figure 4.15 shows the simulation conditions
when the LO power was -3 dBm and the RF power was -40 dBm. The conventional
cascode FET mixer for the LSB showed output IF power of -36.83 dBm at the
fundamental IF frequency of 99 MHz, and output IF power of -94.38 dBm at the
third-order intermodulation IF frequency of 97 MHz. Further, it had a conversion
gain of 3.17 dB at the LSB with RF frequency of 2.599 GHz. The conventional
cascode FET mixer for the USB showed output IF power of -36.31 dBm at the
fundamental IF frequency of 101 MHz, and output IF power of -114.5 dBm at the
third-order intermodulation IF frequency of 103 MHz. It had a conversion gain of
3.69 dB at the USB with RF frequency of 2.601 GHz.
The results showed that the intermodulation distortion for the LSB and USB
were 57.56 dB at the RF frequency of 2.599 GHz and 78.19 dB at the RF frequency
of 2.601 GHz, respectively.
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Figure 4.16 The simulated IF output power spectrum using two-tones for the
cascode FET mixer using new circuit configuration.
Figure 4.16 shows the simulated IF output power spectrum using two tones for
the cascode FET mixer using new circuit configuration. Figure 4.16 shows the
simulation conditions when the LO power was -13 dBm and the RF power was -40
dBm. The cascode FET mixer using new circuit configuration for the LSB showed
output IF power of -36.22 dBm at the fundamental IF frequency of 99 MHz, and
output IF power of -80.31 dBm at the third-order intermodulation IF frequency of
97 MHz. Further, it had a conversion gain of 3.78 dB at the LSB with RF
frequency of 2.599 GHz. The cascode FET mixer using new circuit configuration
for the USB showed output IF power of -36.26 dBm at the fundamental IF
frequency of 101 MHz, and output IF power of -88.75 dBm at the third-order
intermodulation IF frequency of 103 MHz. It had a conversion gain of 3.74 dB at
the USB with RF frequency of 2.601 GHz.
The results showed that the intermodulation distortion for the LSB and USB
were 40.09 dB at the RF frequency of 2.599 GHz and 52.48 dB at the RF frequency
of 2.601 GHz, respectively.
In the results shown in Fig. 4.16 and 4.17, a difference was shown between the
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cascode FET mixer using new circuit configuration and the conventional cascode
FET mixer, which had LSB intermodulation distortion of 13.47 dB and USB
intermodulation distortion of 25.71 dB. The cascode FET mixer using new circuit
configuration showed low LSB and USB intermodulation distortion because of its
higher conversion gain characteristic compared with the conventional cascode FET
mixer.
Figure 4.17 The simulated reflection coefficient characteristics of S11, S22 and S33
for the conventional cascode FET mixer.
Figure 4.17 shows the simulated reflection coefficient characteristics of S11, S22,
and S33 for the conventional cascode FET mixer. In Fig. 4.17, the values of such
characteristics matched the matching circuit at the LO frequency of 2.5 GHz, the
RF frequency of 2.6 GHz, and the IF frequency of 100 MHz. The simulated
reflection coefficient characteristics of the conventional cascode FET mixer
showed the S11 of -28.4 dB at the LO frequency, the S22 of -31.05 dB at the RF
frequency, and the S33 of -22.01 dB at the IF frequency.
Figure 4.18 shows the simulated reflection coefficient characteristics of S11, S22,
and S33 for the cascode FET mixer using new circuit configuration.
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Figure 4.18 The simulated reflection coefficient characteristics of S11, S22 and S33
for the cascode FET mixer using new circuit configuration.
In Fig. 4.18, the values of such characteristics also matched the matching circuit at
the LO frequency of 2.5 GHz, the RF frequency of 2.6 GHz, and the IF frequency
of 100 MHz. The simulated reflection coefficient characteristics of the cascode
FET mixer using new circuit configuration showed the S11 of -29.13 dB at the LO
frequency, the S22 of -29.22 dB at the RF frequency, and the S33 of -29.11 dB at the
IF frequency.
Table 4.1 is a summary of the RF performance simulation results for the
cascode FET mixer using new circuit configuration and the conventional cascode
FET mixer. It compares the RF performance simulation results of the two mixers.
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Table 4.1 The summary of the RF performance simulation results for the cascode
FET mixer using new circuit configuration and the conventional
cascode FET mixer.
Characteristic
The proposed cascode
FET mixer
The conventional
cascode FET mixer
DC power consumption [mW] 9.0 9.0
Max. conversion gain [dB]
11.74
(at LO power = -4)
7.15
(at LO power= +2)
LO-to-IF isolation [dBm]
-49.31
(at LO power = -13)
-9.67
(at LO power = -3)
LO-to-RF isolation [dBm]
-35.24
(at LO power = -13)
-22.77
(at LO power = -3)
Min. noise figure [dB]
4.34
(at LO power = -2)
9.31
(at LO power = +3)
P1dB [dBm]
-15.62
(at RF power = -18)
(at LO power = -13)
-5.33
(at RF power = -8)
(at LO power = -3)
IP3 of LSB [dBm]
IIP3 = -17.96
OIP3 = -14.18
(at LO power = -13)
IIP3 = -11.64
OIP3 = -8.05
(at LO power = -3)
IP3 of USB [dBm]
IIP3 = -13.76
OIP3 = -10.02
(at LO power = -13)
IIP3 = -1.33
OIP3 = +2.79
(at LO power = -3)
IMD [dB]
LSB = 44.09
USB = 52.48
LSB = 57.56
USB = 78.19
Reflection coefficient [dB]
S11 = -29.13
S22 = -29.22
S33 = -29.11
S11 = -28.4
S22 = -31.05
S33 = -22.01
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4.2 Comparison of measurement results
For the verification of the RF performance simulation results of the cascode
FET mixer using new circuit configuration, the measurement results for the
cascode FET mixer using new circuit configuration and for the conventional
cascode FET mixer are exhibited herein.
The cascode FET mixer using new circuit configuration and the conventional
cascode FET mixer were fabricated on a printed substrate. The active device that
was used was the ATF-36163 model of Avago Technologies, which is a low-noise
pHEMT with a nominal gate length of 0.2 µm and a total gate width of 200 µm.
The substrate that was used for the circuit layout was the ORCER RF-35 model of
Taconic’s dielectric, which is an organic-ceramic laminate based on a woven glass
reinforcement with a thickness of 0.76 mm, a copper thickness of 35 µm, a
dielectric constant of 3.5, and a dissipation factor of 0.0018.
All the circuits were performed with RF frequency of 2.6 GHz, LO frequency of
2.5 GHz, and IF frequency of 100 MHz, and the DC-block and DC-feed circuits
had a chip capacitance of 100 pF and a chip inductance of 100 nH.
Figure 4.19 shows the conventional cascode FET mixer that was fabricated on
printed substrate. The conventional cascode FET mixer that was fabricated under
circuit conditions for the simulation had a well-known RF performance with high
conversion gain, high linearity, a low noise figure, and poor LO-to-IF isolation.
The fabricated conventional cascode FET mixer shown in Fig. 4.19, however, was
designed as a circuit with high conversion gain and high linearity, for comparison
of the cascode FET mixer using new circuit configuration.
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Figure 4.19 The fabricated conventional cascode FET mixer on printed substrate.
Figure 4.20 The fabricated cascode FET mixer using new circuit configuration on
printed substrate.
Figure 4.20 shows the cascode FET mixer using new circuit configuration that
was fabricated on printed substrate. The cascode FET mixer using new circuit
- 97 -
configuration was also fabricated under circuit conditions for the simulation. It had
an enhanced RF performance with higher conversion gain at lower LO power,
lower noise figure, and higher LO-to-IF isolation, without LO rejection filter, as
opposed to the conventional cascode FET mixer.
Figure 4.21 The comparison of the measured conversion gain characteristics of
the cascode FET mixer using new circuit configuration and the
conventional cascode FET mixer on printed substrate.
Figure 4.21 shows the comparison of the measured conversion gain
characteristics of the cascode FET mixer using new circuit configuration and the
conventional cascode FET mixer. The measured conversion gain was a function of
LO power, as shown in Fig. 4.21. The conventional cascode FET mixer showed a
maximum conversion gain of 5.6 dB when the LO power was 1 dBm and the RF
power was -40 dBm. The cascode FET mixer using new circuit configuration, on
the other hand, showed a maximum conversion gain of 8.1 dB when the LO power
was -1 dBm and the RF power was -40 dBm. The results showed a difference
between the cascode FET mixer using new circuit configuration and the
conventional cascode FET mixer, which had high maximum conversion gain of 2.5
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dB.
In the results shown in Fig. 4.5 and 4.21, a difference was observed between the
measured conventional cascode FET mixer, which had maximum conversion gain
of 1.55 dB, low gain compared with the corresponding simulation result, and the
cascode FET mixer using new circuit configuration. A difference was observed
between the measured cascode FET mixer using new circuit configuration, which
had maximum conversion gain of 3.64 dB, low conversion gain compared with the
corresponding simulation result, conventional cascode FET mixer.
In these results, the low conversion gain characteristic is not considered accurate
and is thus not considered indicative of the loss of the transmission line by the
substrate, the loss of the connector between the port and the substrate, and the loss
of soldering.
Figure 4.22 The comparison of the measured LO-to-IF isolation characteristic of
the cascode FET mixer using new circuit configuration and the
conventional cascode FET mixer on printed substrate.
Figure 4.22 shows the comparison of the measured LO-to-IF isolation
characteristic of the cascode FET mixer using new circuit configuration and the
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conventional cascode FET mixer. The measured LO-to-IF isolation characteristic
was a function of LO power, as shown in Fig. 4.22. The conventional cascode FET
mixer showed LO-to-IF isolation characteristic of -26.6 dBm when the maximum
conversion gain was 5.6 dB at the LO power of 1 dBm and the RF power of -40
dBm. The cascode FET mixer using new circuit configuration, on the other hand,
showed LO-to-IF isolation characteristic of -32.3 dBm when the maximum
conversion gain was 8.1 dB at the LO power of -1 dBm and the RF power of -40
dBm.
These results show a difference between the cascode FET mixer using new
circuit configuration, which had a high LO-to-IF isolation characteristic of 5.7 dB,
and the conventional cascode FET mixer. The cascode FET mixer using new
circuit configuration thus showed higher LO-to-IF isolation characteristic than the
conventional cascode FET mixer.
The results shown in Fig. 4.6 and 4.22 show a difference between the measured
conventional cascode FET mixer, which had LO-to-IF isolation characteristic of
19.04 dB, very high LO-to-IF isolation characteristic compared with the
corresponding simulation result. Especially, for the measurement, the conventional
cascode FET mixer was designed to have a /4 open stub with a quarter wavelengthλ
for LO rejection because of the influx of high LO signals, for the stable operation
of the conventional cascode FET mixer. It thus showed high LO-to-IF isolation
characteristic due to the LO rejection filter at the drain of FET2.
A difference was observed between the measured cascode FET mixer using new
circuit configuration, which had LO-to-IF isolation characteristic of 8.34 dB, lower
than the corresponding simulation result, and the conventional cascode FET mixer.
Figure 4.23 shows the comparison of the measured LO-to-RF isolation
characteristic of the cascode FET mixer using new circuit configuration and the
conventional cascode FET mixer. The measured LO-to-RF isolation characteristic
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was a function of LO power, as shown in Fig. 4.23.
Figure 4.23 The comparison of the measured LO-to-RF isolation characteristic of
the cascode FET mixer using new circuit configuration and the
conventional cascode FET mixer on printed substrate.
The conventional cascode FET mixer showed LO-to-RF isolation characteristic of
-13.9 dBm when the maximum conversion gain was 5.6 dB at the LO power of 1
dBm and the RF power of -40 dBm. The cascode FET mixer using new circuit
configuration, on the other hand, showed LO-to-RF isolation characteristic of -18.9
dBm when the maximum conversion gain was 8.1 dB at the LO power of -1 dBm
and the RF power of -40 dBm.
These results show a difference between the proposed cascode FET mixer,
which had high LO-to-RF isolation characteristic of 5 dB, and the conventional
cascode FET mixer. The cascode FET mixer using new circuit configuration and
the conventional cascode FET mixer both showed high LO-to-RF isolation
characteristics.
In the results shown in Fig. 4.7 and 4.23, a difference was observed between the
measured conventional cascode FET mixer, which had LO-to-RF isolation
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characteristic of 3.89 dB, lower than the corresponding simulation result, and the
proposed cascode FET mixer using new circuit configuration, which had LO-to-RF
isolation characteristic of 6.5 dB, lower than the corresponding simulation result.
Figure 4.24 The comparison of the measured P1dB characteristic of the cascode
FET mixer using new circuit configuration and the conventional
cascode FET mixer on printed substrate.
Figure 4.23 shows the comparison of the measured P1dB characteristic of the
cascode FET mixer using new circuit configuration and the conventional cascode
FET mixer, fabricated on printed substrate. The measured P1dB characteristic was a
function of RF power, as shown in Fig. 4.23. The conventional cascode FET mixer
showed P1dB characteristic where the input RF and output IF power were -11 and
-4.7 dBm, respectively. This was the operation condition when the conversion gain
was 3.1 dB at the LO power of -2 dBm and the RF power of -40 dBm. The cascode
FET mixer using new circuit configuration, on the other hand, showed P1dB
characteristic where the input RF and output IF power were -22.0 and -17.4 dBm,
respectively. This was the operation condition when the conversion gain was 3.2
dB at the LO power of -8 dBm and the RF power of -40 dBm.
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The results shown in Fig. 4.9, 4.10, and 4.23 show a difference between the
conventional cascode FET mixer, which had output IF power of 0.63 dB, similar to
the corresponding simulation result under the same conditions, and the cascade
FET mixer using new circuit configuration. A difference was observed between the
two mixers, with the cascode FET mixer using new circuit configuration showing
lower output IF power of 2.08 dB compared with the corresponding simulation
result, under the same conditions.
Table 4.2 The summary of measured RF performances for the cascode FET mixer
using new circuit configuration and the conventional cascode FET
mixer.
Characteristic
The proposed
cascode FET mixer
The conventional
cascode FET mixer
DC power consumption [mW] 9.5 9.4
Max. conversion gain [dB]
8.1
(at LO power = -1)
5.6
(at LO power= +1)
LO-to-IF isolation [dBm]
-32.3
(at LO power = -1)
-26.6
(at LO power = +1)
LO-to-RF isolation [dBm]
-18.9
(at LO power = -1)
-13.9
(at LO power = +1)
P1dB [dBm]
-17.4
(at RF power = -22)
(at LO power = -1)
-4.7
(at RF power = -11)
(at LO power = +1)
Table 4.2 is the summary of the measured RF performances for the cascode FET
mixer using new circuit configuration and for the conventional cascode FET mixer,
which are exhibited for comparison purposes.
Chapter 5.
Conclusion
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This study was conducted for the purpose of developing a circuit for the
wireless communication system with enhanced RF performance due to the use of
the cascode FET mixer using new circuit configuration.
The cascode FET mixer using new common-source and -drain circuit
configuration is shown herein. The results of the design and measurement are also
exhibited to verify the RF performances. The simulation results showed that the
cascode FET mixer using new circuit configuration had enhanced RF performances
compared with the conventional cascode FET mixer. The proposed new circuit
configuration consisting of common-source and -drain is reported in this thesis for
the first time.
The cascode FET mixer using new common-source and -drain circuit
configuration is an indispensable circuit for the wireless communication system,
which requires low power consumption due to the high RF performance with low
power LO signal, as opposed to the conventional cascode FET mixer. It showed
higher conversion gain with lower LO power than the conventional cascode FET
mixer. Further, it does not need a local oscillator with large output power as it
needs lower input LO power than the conventional cascode FET mixer. Thus, it is
an important component of wireless communication system, which requires
effective power consumption.
The cascode FET mixer using new circuit configuration also showed very low
noise figure than the conventional cascode FET mixer. It uses only a FET, which
produces the effect to have very low noise figure due to the thermal and shot noise
by an active device. The cascode FET mixer using new circuit configuration also
showed very high LO-to-IF isolation without a LO rejection filter compared with
the conventional one. It showed good LO-to-RF isolation. The cascode FET mixer
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using new circuit configuration showed low output IF power and low linearity for
the output IF power of the fundamental and third-order intermodulation
frequencies, low than those of the conventional one. It also showed the low output
IF power spectrum for the intermodulation distortion of the low- and up-side bands,
as opposed to the conventional one. It showed that each reflection coefficients were
about -30 dB for the RF frequency of 2.6 GHz, the LO frequency of 2.5 GHz, and
the IF frequency of 100 MHz.
The study results show that the new cascode FET mixer with enhanced RF
performance using new common-source and -drain circuit configuration can
achieve high performance without an addition to any other circuit. Further, the
cascode FET mixer using new circuit configuration has various advantages and
enhanced performance aspects, as opposed to the conventional mixer, and shows
enhanced RF performance under the same conditions, for circuit design. Especially,
the cascode FET mixer using new circuit configuration shewed an indispensable
circuit for a wireless communication system, which requires low power
consumption due to the high RF performance by lower LO signal power.
Therefore, the cascode FET mixer using new common-source and -drain circuit
configuration showed enhanced and effective performance and is certainly needed
to improve the efficiency of the wireless communication system, which has low
efficiency due to its mobility and limited power.
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